Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2006-05-16
2006-05-16
Kim, Kenneth S. (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C712S225000
Reexamination Certificate
active
07047393
ABSTRACT:
A processor-based system may include a main processor and a coprocessor. The coprocessor handles instructions that include opcodes specifying a data processing operation to be performed by the coprocessor and a coprocessor identification field for identifying a target coprocessor for coprocessor instructions. Two bits indicate one of four data sizes including a byte (8 bits), a half word (16 bits), a word (32 bits), and a double word (64 bits). Two other bits indicate a saturation type. A source register in the main processor and a destination register is in the coprocessor, those registers including data elements. The coprocessor instruction includes an opcode specifying a data processing operation to be performed by the coprocessor and a coprocessor identification field for identifying a target coprocessor for the coprocessor instruction, the instruction to broadcast a data element from said source register to said destination register.
REFERENCES:
patent: 4873630 (1989-10-01), Rusterholz et al.
patent: 4894768 (1990-01-01), Iwasaki et al.
patent: 5073864 (1991-12-01), Methvin et al.
patent: 5420809 (1995-05-01), Read et al.
patent: 5696985 (1997-12-01), Crump et al.
patent: 5822619 (1998-10-01), Sidwell
patent: 5838984 (1998-11-01), Nguyen et al.
patent: 5933650 (1999-08-01), van Hook et al.
patent: 5996057 (1999-11-01), Scales et al.
patent: 6006315 (1999-12-01), Park
patent: 6298438 (2001-10-01), Thayer et al.
patent: 6332186 (2001-12-01), Elwood et al.
patent: 6671797 (2003-12-01), Golston
patent: 2003/0093648 (2003-05-01), Moyer
patent: 2003/0120903 (2003-06-01), Roussel
patent: 2003/0221089 (2003-11-01), Spracklen
R.B. Grant et al.,The Scalable Processor Architecture(SPARC), Intellectual Leverage, San Francisco, Feb. 29-Mar. 4, 1988, Computer Society International Conference Washington, IEEE Comp. Soc. Press, US, vol. Conf. 33, Feb. 29, 1988, pp. 278-283.
Paver et al., U.S. Appl. No. 10/215,756, filed Aug. 9, 2002, entitled “Multimedia Coprocessor Control Mechanism”.
Ganeshan Murli
Paver Nigel C.
Yu Wing K.
Intel Corporation
Kim Kenneth S.
Trop Pruner & Hu PC
LandOfFree
Coprocessor processing instruction with coprocessor ID to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Coprocessor processing instruction with coprocessor ID to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coprocessor processing instruction with coprocessor ID to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3630799