Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2007-03-22
2011-11-29
Kim, Kenneth (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S037000, C712S221000
Reexamination Certificate
active
08069333
ABSTRACT:
A data processing device comprises a state manager for determining a logic number of configurational information to be used in a next state, the logic number representing information on a mutual relationship between items of configurational information included in an object code, based on a present operational state, a group of candidates for a state to transit to next, and an event signal issued from arithmetic units, a configuration number converter for outputting a real number corresponding to the logic number determined by the state manager, the configuration number converter having conversion information for converting the logic number into a real number representing a location where the corresponding configurational information is actually stored, and a configurational information storage for storing the configurational information and indicating configurational information corresponding to the real number output from the configuration number converter, to the arithmetic units and an interconnector.
REFERENCES:
patent: 2010/0223596 (2010-09-01), Inuo et al.
patent: 07-105098 (1995-04-01), None
patent: 11-306015 (1999-11-01), None
patent: 2000-138579 (2000-05-01), None
patent: 2000-224025 (2000-08-01), None
patent: 2000-232162 (2000-08-01), None
patent: 2000-232354 (2000-08-01), None
patent: 2000-311156 (2000-11-01), None
patent: 2003-076668 (2003-03-01), None
patent: 2003-099409 (2003-04-01), None
patent: 2003-196248 (2003-07-01), None
patent: 2003-198362 (2003-07-01), None
patent: 2003-288203 (2003-10-01), None
patent: 2005-222141 (2005-08-01), None
patent: 2005-222142 (2005-08-01), None
patent: 2006-018515 (2006-01-01), None
Amano, H., et al., “A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor”, IEICE Transactions, Jan. 2003, pp. 3385-3391, vol. E00A, No. 1.
International Preliminary Report on Patentability dated Nov. 27, 2008.
Inuo Takeshi
Kajihara Nobuki
Nishino Kengo
Kim Kenneth
NEC Corporation
Scully , Scott, Murphy & Presser, P.C.
LandOfFree
Converting logical to real number to access shared... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Converting logical to real number to access shared..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Converting logical to real number to access shared... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4283582