Converting a central arbiter to a slave arbiter for interconnect

Details Converting a central arbiter to a slave arbiter for interconnect Converting a central arbiter to a slave arbiter for interconnect

1992-03-26

1994-12-27

Chun, Debra A.

Boots, shoes, and leggings

364DIG1, 3642402, 3642404, 36424292, 3642304, 364260, G06F 13368

Patent

active

053773314

ABSTRACT:
A method and apparatus are disclosed for allowing at least one computer subsystem, having a central arbiter, to be interconnected with a host system also including a central arbiter. Conversion logic is added to each computer subsystem desired to be interconnected to the host. The conversion logic is positioned between the arbitration buses of the host system and the subsystem and includes two requesting arbiters, one of which arbitrates for the host system arbitration bus, and the other which arbitrates for the subsystem arbitration bus. At the default state, the conversion logic has successfully arbitrated for, and is maintaining control of the subsystem bus. After a request from a subsystem device for access to the host bus, the conversion logic arbitrates for control of the host bus. When control of the host bus is awarded to the conversion logic, control of the subsystem bus is released and the requesting subsystem device can transfer data between the subsystem and host.

REFERENCES:
patent: 4257099 (1981-03-01), Appelt
patent: 4641266 (1987-02-01), Walsh
patent: 4734909 (1988-03-01), Bennett et al.
patent: 4787032 (1988-11-01), Culley
patent: 4817037 (1989-03-01), Hoffman et al.
patent: 4982321 (1991-01-01), Pantry et al.
patent: 5001624 (1991-03-01), Hoffman et al.
patent: 5005151 (1991-04-01), Kurkowski
patent: 5083260 (1992-01-01), Tsuchiya
patent: 5088028 (1992-02-01), Theus et al.
IBM TDB, "Bus Arbitration Selection Mechanism", vol. 25, No. 11A, Apr. 1983, p. 5621.
IBM TDB, "High-Speed Processor Bus Arbitration", vol. 28, No. 12, May 1986, pp. 5329-5333.
IBM TDB, "Method to Provide Coprocessor Access to System Memory in a Virtual Memory System", vol. 29, No. 4, Sep. 1986.
IBM TDB, "Shared Direct Memory Access in a Virtual Memory System Having an I/O Bus", vol. 29, No. 4, Sep. 1986, p. 1616.
IBM TDB, "Interchip Arbitration Design", vol. 29, No. 3, Aug. 1986, pp. 1398-1400.
IBM TDB, "Shared Master/Slave Device", vol. 30, No. 7, Dec. 1987, pp. 420-422.
IBM TDB, "Dynamic Arbitration Level Assignment for a Direct Memory Access Subsystem", vol. 31, No. 3, Aug. 1988, pp. 32-36.
IBM TDB, "High Speed Parallel Bus Arbitration", vol. 32, No. 5B, Oct. 1989, pp. 409-411.
IBM TDB, "Two-Level Internal Bus Arbitration for the System IO Bus", vol. 32, No. 5A, Oct. 1989, pp. 225-228.
IBM TDB, "Dual Master Bus Isolator", vol. 32, No. 3B, Aug. 1989, pp. 206-208.
IBM TDB, "Intellegent Bus Controller--DMA Slave Communication", vol. 33, No. 5, Oct. 1990 pp. 112-113.
IBM TDB, "Movable Bus Arbiter and Shared Bus Address", vol. 32, No. 8B, Jan. 1990, pp. 177-179.
IBM TDB, "Improvement on Parallel Arbitration Scheme", vol. 33, No. 10B, Mar. 1991, pp. 446-447.

Affiliated with

Also associated with

Rating

Converting a central arbiter to a slave arbiter for interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Converting a central arbiter to a slave arbiter for interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Converting a central arbiter to a slave arbiter for interconnect will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-925462