Conversion of internal processor register commands to I/O space

Details Conversion of internal processor register commands to I/O space Conversion of internal processor register commands to I/O space

1993-08-13

1996-01-02

Chan, Eddie P.

Boots, shoes, and leggings

39542102, 364247, 3642478, 364933, 3649337, 364951, 364DIG1, 364DIG2, G06F 1300

Patent

active

054816890

ABSTRACT:
A pipelined CPU executing instructions of variable length, and referencing memory using various data widths. Macroinstruction pipelining is employed (instead of microinstruction pipelining), with queuing between units of the CPU to allow flexibility in instruction execution times. A wide bandwidth is available for memory access; fetching 64-bit data blocks on each cycle. Internal processor registers are accessed with short (byte width) addresses instead of full physical addresses as used for memory and I/O references, but off-chip processor registers are memory-mapped and accessed by the same busses using the same controls as the memory and I/O.

REFERENCES:
patent: 4041462 (1977-08-01), Davis et al.
patent: 4236206 (1980-11-01), Stecker et al.
patent: 4352157 (1982-09-01), Namimoto et al.
patent: 4403287 (1983-09-01), Blahut et al.
patent: 4648035 (1987-03-01), Fava et al.
patent: 4649471 (1987-03-01), Briggs et al.
patent: 4713748 (1987-12-01), Magar et al.
patent: 5081574 (1992-01-01), Larsen et al.
patent: 5109494 (1992-04-01), Ehlig et al.

Affiliated with

Also associated with

Rating

Conversion of internal processor register commands to I/O space does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Conversion of internal processor register commands to I/O space , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conversion of internal processor register commands to I/O space will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-243594