Pulse or digital communications – Synchronizers
Reexamination Certificate
2005-11-29
2005-11-29
Chin, Stephen (Department: 2634)
Pulse or digital communications
Synchronizers
C375S373000, C375S240280, C375S376000, C375S368000, C331S017000, C713S503000, C711S219000, C348S441000, C370S503000, C704S500000
Reexamination Certificate
active
06970526
ABSTRACT:
During decoding and processing of program clock reference (PCR) values in MPEG-2 transport streams, a first initial difference value is obtained by calculating a difference between a first detected PCR value and a system time clock (STC) value generated when the first PCR value is detected. Depending on the update status of the PCR values, a second initial difference value is obtained by calculating a difference between a second detected PCR value and a STC value generated when the second PCR value is detected. Thereafter, a composite difference value is obtained by further calculating a difference between the first initial difference value and the second initial difference value. Subsequently, the first and second initial difference values, and the composite difference values are calculated for a predetermined number of detected PCR values so that the decoder clock signal is generated and maintained at approximately the same frequency as an encoder clock signal.
REFERENCES:
patent: 5699392 (1997-12-01), Dokic
patent: 5881114 (1999-03-01), Moon
patent: 5917873 (1999-06-01), Shiomoto et al.
patent: 5923220 (1999-07-01), Honma
patent: 6021168 (2000-02-01), Huh
patent: 6101591 (2000-08-01), Foster et al.
patent: 6118486 (2000-09-01), Reitmeier
patent: 6195392 (2001-02-01), O'Grady
patent: 6208666 (2001-03-01), Lawrence et al.
patent: 6300838 (2001-10-01), Kelkar
patent: 6330285 (2001-12-01), Crosby et al.
patent: 6356871 (2002-03-01), Hemkumar et al.
patent: 6598172 (2003-07-01), VanDeusen et al.
patent: 6801591 (2004-10-01), Frencken
Chin Stephen
Hynix / Semiconductor Inc.
Pathak Sudhanshu C.
LandOfFree
Controlling the system time clock of an MPEG decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Controlling the system time clock of an MPEG decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlling the system time clock of an MPEG decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3494514