Controlling the set up of a memory address

Details Controlling the set up of a memory address Controlling the set up of a memory address

1998-09-16

1999-10-19

Tran, Andrew Q.

Static information storage and retrieval

Addressing

Including particular address buffer or latch circuit...

365233, 365193, G11C 800

Patent

active

059700203

ABSTRACT:
A circuit is provided for controlling the set up of a memory address. The circuit includes a first latch circuit for latching a first memory address in response to a first simultaneous occurrence of a predetermined value for an output enable signal and a predetermined value for a row address strobe signal. A second latch circuit is coupled to the first latch circuit. The second latch circuit receives the first memory address from the first latch circuit and latches the first row address thereafter for decoding. The first latch circuit can latch a second memory address in response to a second simultaneous occurrence of the predetermined value for the output enable signal and the predetermined value for the row address strobe signal, the second simultaneous occurrence occurring while the first row address is being decoded.

REFERENCES:
patent: 5691953 (1997-11-01), Yeh et al.

Affiliated with

Also associated with

Rating

Controlling the set up of a memory address does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Controlling the set up of a memory address, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlling the set up of a memory address will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2065089