Controlling method and apparatus for examination of multiport RA

Details Controlling method and apparatus for examination of multiport RA Controlling method and apparatus for examination of multiport RA

1992-09-23

1998-09-22

Lane, Jack A.

Excavating

365201, 36523005, 711211, G11C 2900

Patent

active

058125590

ABSTRACT:
A control method and apparatus for the examination of multiport RAM(s) connected between a CPU on a CPU side and a hardware circuit on a hardware circuit side. The method and apparatus are for use in a device comprising a single RAM or more. For instance, the device may have a first RAM and a second RAM having ports on CPU and a hardware circuit side of the RAMs. Each one port on the CPU side is connected to a CPU. The method and apparatus examine the ports on the hardware circuit as well as the CPU side ports. The method may comprise steps of reading data stored in the first RAM from a port on the hardware circuit of the first RAM and writing the data in the second RAM from the port on the hardware circuit side of the second RAM using a RAM examination controller. The data read from the one port of the first RAM on the CPU side of the RAMs is compared with the data from the other port of the second RAM on the CPU side of the RAMs. The operation of ports of the first RAM and the second RAM on the hardware circuit side of the RAMs is examined.

Affiliated with

Also associated with

Rating

Controlling method and apparatus for examination of multiport RA does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Controlling method and apparatus for examination of multiport RA, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlling method and apparatus for examination of multiport RA will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1630484