Controlling memory access devices in a data driven...

Details Controlling memory access devices in a data driven... Controlling memory access devices in a data driven...

2003-06-30

2010-11-02

Chan, Eddie P (Department: 2183)

Electrical computers and digital processing systems: processing

Processing architecture

Data driven or demand driven processor

Reexamination Certificate

active

07827386

ABSTRACT:
A first set of instructions and incoming data are provided to a first processing unit of a data driven processor, to operate upon the incoming data. The first processing unit, in response to recognizing that the first set of instructions will require either reading from or writing to external memory, sets up a logical channel between a second processing unit of the processor and the external memory, to transfer additional data between the external memory and the second processing unit. This capability may be implemented by the addition of a control port, separate from data ports, to the first processing unit, where the control port allows the first processing unit to write addressing information and mode information (including the location of the additional data) for reading or writing the additional data via a memory access unit data channel of the processor.

REFERENCES:
patent: 5388230 (1995-02-01), Yamada et al.
patent: 5410723 (1995-04-01), Schmidt et al.
patent: 5613146 (1997-03-01), Gove et al.
patent: 5729711 (1998-03-01), Okamoto
patent: 6073185 (2000-06-01), Meeker
patent: 6173388 (2001-01-01), Abercrombie et al.
patent: 6260082 (2001-07-01), Barry et al.
patent: 2002/0147768 (2002-10-01), Vavro
patent: 2003/0144828 (2003-07-01), Lin
patent: 2004/0257372 (2004-12-01), Lippincott
patent: 2005/0018929 (2005-01-01), Lippincott
PCT International Search Report, dated Jun. 30, 2005 (International Application No. PCT/US2004/019613—International Filing Date Jun. 18, 2004) (12 pages).
Taylor, et al., “Dynamic Hardware Plugins (DPH): Exploiting Reconfigurable Hardware for High-Perfomance Programmable Routers”, Open Architectures and Network Programming Proceedings, 2001 IEEE Apr. 27-28, 2001, Piscataway, NJ, USA, XP010538879, ISBN: 0-7803-7064-3 (pp. 25-34).
Borkar, et al., “Supporting Systolic and Memory Communication in iWarp”, Proceedings of the Annual International Symposium on Computer Architecture, Seattle, USA, May 28-31, 1990, Los Alamitos, IEEE Comp. Soc. Press, US, vol. Symp. 17, May 28, 1990, XP010019266, ISBN: 0-8186-2047-1 (pp. 70-81).
“Sharp Develops the World's First Non-Von Neuman Data-Driven Parallel-Processing Media Processor”, Sharp Corporation, Mar. 31, 1997 ( pp. 1-6).
“MPEG-4 Toolkit Improves on Motion Vector Calculation”, Paul Fernandez, et al., Linear Technology LT® 3430 60 Volts, Plus . . . , Planet Analog (pp. 1-8), Jan. 8, 2003.

Affiliated with

Also associated with

Rating

Controlling memory access devices in a data driven... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Controlling memory access devices in a data driven..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlling memory access devices in a data driven... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4252149