Patent
1996-07-15
1998-07-14
Auve, Glenn A.
G06F 1338
Patent
active
057817499
ABSTRACT:
A controller (CTMI) for multiple transfer of data organized by a microprocessor (MPU) between a plurality of memories (SRAM, VRAM) and a computer bus (PSB), including a plurality of registers (REGI, REGO) programmed by the microprocessor for writing into them of information enabling the organization of the transfer over a first and a second channel. The controller includes a central bus (BC, BC1) connected to each of the registers; a first and a second channel controller, associated with the first and second channel, respectively; and an arbitration device connected on the one hand to the second interface and on the other to each of the channel controllers. The arbitration device allocates a given channel to the data routes going to the memories or the microprocessor. The channel controllers control, for each channel, the writing access of the microprocessor to the registers associated with that channel and the transfer of data to each of the memories.
REFERENCES:
patent: 4881167 (1989-11-01), Sasaki et al.
patent: 5367646 (1994-11-01), Pardillos et al.
patent: 5386524 (1995-01-01), Lary et al.
patent: 5408644 (1995-04-01), Schneider et al.
IBM Technical Disclosure Bulletin vol. 32, No. 1, Jun. 1989, Armonk, NY, US, pp. 396-404, "Simultaneous Dual-Port Direct Memory Access Transfers".
Auve Glenn A.
Bull S.A.
Kondracki Edward J.
LandOfFree
Controller for multiple data transfer between a plurality of mem does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Controller for multiple data transfer between a plurality of mem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controller for multiple data transfer between a plurality of mem will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1892575