Multiplex communications – Wide area network – Packet switching
Patent
1992-05-05
1993-10-19
Chin, Wellington
Multiplex communications
Wide area network
Packet switching
H04L 1256
Patent
active
052552659
ABSTRACT:
Significant throughput improvement is achieved for an input queued packet switch using output port schedulers by permitting the output schedulers to recycle or reassign cell transmission times from input ports which are unable to use them. When an output scheduler assigns a cell transmission time to an input port and that input port is unable to use the assigned transmission time due to a scheduling conflict, for example, the input port makes a new request for the same output port during the next subsequent request period and then returns the unusable transmission time assignment back to the output scheduler. The output scheduler stores the returned transmission time in a separate queue for assignment to later requests for the particular output port. Throughput performance is improved from 58% (without time slot recycling) to 92% (with time slot recycling) for random packet cell traffic models.
REFERENCES:
patent: 4947387 (1990-08-01), Knorpp et al.
patent: 4979165 (1990-12-01), Dighe et al.
patent: 5130975 (1992-07-01), Akata
patent: 5157654 (1992-10-01), Cisneros
M. J. Karol et al., GLOBECOM '1986 Conf. Rec., Dec. 1986, "Input Versus Output Quequeing on a Space-Division . . . , " pp. 659-665.
J. Y. Hui et al., IEEE J. on Selected Areas in Comm., vol. SAC-5, Oct. 1987, "A Broadband Packet Switch . . . , " pp. 1264-1273.
H. Obara et al., ICC'1988 Conf. Rec., Jun. 1988, "High Speed Transport Processor for Broad-Band . . . , " pp. 922-927.
M. G. Hluchyj et al., IEEE J. on Selected Areas in Comm., vol. 6, No. 9, Dec. 1988, "Queueing in High-Performance Packet Switching," pp. 1587-1597.
A. Pattavina, IEEE J. on Selected Areas in Comm., vol. 6, No. 9, Dec. 1988, "Multichannel Bandwidth Allocation in a Broadband . . . ," pp. 1489-1499.
Y. Oie et al., ICC'1989 Conf. Rec., Jun. 1989, "Effect of Speedup in Nonblocking Packet Switch," pp. 410-414.
H. Ahmadi et al., IEEE J. on Selected Areas in Comm., vol. 7, No. 7, Sep. 1989, "A Survey of Modern High-Performance . . . , " pp. 1091-1103.
H. Obara et al., International J. of Digital & Analog Cabled Systems, vol. 2, No. 4, Oct.-Dec. 1989, "An Efficient Contention Resolution Algorithm . . . , " pp. 261-267.
F. Tobagi, Proc. of the IEEE, vol. 78, No. 1, Jan. 1990, "Fast Packet Switch Architectures for Broadband . . . , " pp. 133-167.
A. Pattavina, International J. of Digital & Analog Comm. Syst., vol. 3, No. 3, Jul.-Sep. 1990, "Performance Evaluation of ATM Switches . . . , " pp. 277-286.
H. Obara et al., SUPERCOMM/ICC'1990 Conf. Rec., Apr. 1990, "An ATM Cross-Connect System for Broadband . . . , " pp. 839-843.
Y. Oie et al., SUPERCOMM/ICC'1990 Conf. Rec., Apr. 1990, "Survey of the Performance of Nonblocking Switches . . . , " pp. 737-741.
I. Iliadis et al., SUPERCOMM/ICC'1990 Conf. Rec., Apr. 1990, "Performance of Packet Switches with Input . . . , " pp. 747-753.
Y. Oie et al., Proc. INFOCOM'1990, Jun. 1990, "Survey of Switching Techniques in . . . , " pp. 1242-1251.
H. Obara, Elec. Lett., vol. 27, No. 7, Mar. 1991, "Optimum Architecture for Input Queueing ATM Switches," pp. 555-557.
S. Li, Proc. INFOCOM'1991, Apr. 1991, "Performance of Trunk Grouping in Packet Switch Design," pp. 688-693.
H. Obara et al., Elec. Lett., vol. 28, No. 1, "Input and Output Queueing ATM Switch Architecture . . . ," pp. 22-24.
Eng Kai Y.
Karol Mark J.
AT&T Bell Laboratories
Chin Wellington
Ranieri Gregory C.
LandOfFree
Controller for input-queued packet switch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Controller for input-queued packet switch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controller for input-queued packet switch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1357921