Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1980-03-21
1982-09-07
Larkins, William D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307296R, 307477, 357 35, 357 92, H03K 19081, H01L 2704
Patent
active
043486002
ABSTRACT:
Structure fabricating using standard integrated injection logic (I.sup.2 L) process techniques for providing a multiple of controlled current source outputs for driving I.sup.2 L to analog interfaces. The current source structure is formed in minimum die area because of the space saving features of I.sup.2 L and tracks the performance of the I.sup.2 L circuit. The current source includes a common P-type emitter region diffused into an isolated N-type epitaxial layer which has been isolated by a deep N+-type diffusion region. Multiple collector P-type regions which are isolated from each other by the N+-type isolating region are diffused into the isolated portion of the epitaxial layer in spaced relationship to the common emitter region. An ion implanted resistor couples the common emitter region to a source of operating potential such that current is injected from the emitter region via the lateral PNP formed transistors to produce multiple output currents from the collector regions. The collector regions are connected using conductive interconnects to respective I.sup.2 L to analog interfaces to provide current for operation of both the open collector I.sup.2 L gates and the analog devices.
REFERENCES:
patent: 3879745 (1975-04-01), Tharmaratnam
patent: 3947865 (1976-03-01), Russell
patent: 3987310 (1976-10-01), Peltier
patent: 4007385 (1977-02-01), Chapron
patent: 4009397 (1977-02-01), Mulder
patent: 4035664 (1977-07-01), Berger et al.
patent: 4056810 (1977-11-01), Hart et al.
patent: 4158146 (1979-06-01), Smeulers et al.
patent: 4286177 (1981-08-01), Hart et al.
Hibberd, Integrated Circuits, (McGraw-Hill, N.Y., copyright Tex. Insts., 1969), pp. 36-37.
Detroye, IEEE J. of Solid State Circuits, vol. SC9, No. 5, Oct. 1974, pp. 209-210.
Mulder et al., IEEE J. of Solid State Circuits, vol. SC-11, No. 3, Jun. 1976, pp. 379-381.
Hamilton et al., Basic IC Engineering, (McGraw-Hill, N.Y., 1975), p. 487.
Jarrett Robert B.
Pace Wilson D.
Bingham Michael D.
Larkins William D.
Motorola Inc.
LandOfFree
Controlled current source for I.sup.2 L to analog interfaces does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Controlled current source for I.sup.2 L to analog interfaces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlled current source for I.sup.2 L to analog interfaces will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1344050