Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
1999-06-08
2002-08-06
Mai, Tan V. (Department: 2121)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S252000
Reexamination Certificate
active
06430586
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention generally relates to electronic digital systems, and in particular to a method and apparatus for generating a bit stream for utilization in an electronic digital system. Still more particularly, the present invention relates to a method and apparatus for generating a controllable bit stream for utilization within an electronic digital system.
2. Description of the Related Art
The evolution of digital systems and circuit technology has led to systems of ever increasing complexity and physical density. This relentless pace of innovation has led to systems that are inherently difficult to verify before construction and/or validated by testing after construction.
The increased functional complexity of modern digital systems leads to systems with extremely complicated functional behavior and large numbers of functional units. Within these numerous units, there are often paths and functions within the system that are utilized, on average, quite infrequently. Such portions of a digital system are typically difficult to verify during simulation and require intensive directed effort and manual testing in order to verify these functions. Often, simulation fails to adequately verify such infrequently-utilized functions which constitute the source of many design errors in modern digital systems. In addition, modern simulation techniques are several orders of magnitude slower than actual system operation. It would be advantageous to allow for exercising such paths, in a controllable manner, within a realized digital system to allow for greater validation of the digital system.
Further, increased circuit density results in structures, such as data arrays, that are more susceptible to errors induced by environmental sources such as naturally occurring alpha particles. To combat these issues, such data structures typically resort to some form of error correction or detection coding that detects the presence of errors and potentially allows for the correction of these errors. Such correction mechanisms form a specific subclass of infrequently utilized logic paths within a design. However, due to the fact that these mechanisms are rarely exercised and often uncontrollably exercised (i.e. the error is caused by a natural environmental process that is not directly controllable), it is difficult to validate, through laboratory testing, these error correction mechanisms. Simulation techniques can be utilized to simulate the naturally occurring error processes. Simulation, however, is typically several orders of magnitude slower than actual system operation.
It would therefore be a distinct advantage to have a method and apparatus that would allow for the controllable exercising of such infrequently or externally (environmentally) driven logic paths within a realized digital system to allow for greater validation of the system. The present invention provides such a method and apparatus.
SUMMARY
It is therefore one object of the present invention to provide an improved electronic digital system.
It is another object of the present invention to provide a method and apparatus for generating a bit stream for utilization in an electronic digital system.
It is yet another object of the present invention to provide a method and apparatus for generating a controllable bit stream for utilization within an electronic digital system.
The foregoing objects are achieved as is now described. A controllable bit stream generator for providing a random bit source with a desired probability is disclosed. The controllable bit stream generator comprises a digital component which generates a pseudo-random bit sequence, a variable probability conditioner coupled to the digital component and which accepts the pseudo-random bit sequence and outputs a corresponding controlled output, and a register coupled to the variable probability conditioner. The register is utilized to send a control signal to the variable probability conditioner. The controllable bit stream generator creates a random output sequence for. the controlled output utilizing the variable probability conditioner and the control signal of the register. In the preferred embodiment, the digital component is a Linear Feedback Shift Register (LFSR) and the variable probability conditioner is a controllable LFSR conditioner.
The above as well as additional objects, features, and advantages of an illustrative embodiment will become apparent in the following detailed written description.
REFERENCES:
patent: 4499551 (1985-02-01), Frank
patent: 5079733 (1992-01-01), Antoine et al.
patent: 5319707 (1994-06-01), Wasilewski, et al.
patent: 5394405 (1995-02-01), Savir
patent: 5446683 (1995-08-01), Mullen et al.
patent: 6125378 (2000-09-01), Barbano
Bracewell & Patterson L.L.P.
Mai Tan V.
McBurney Mark E.
LandOfFree
Controllable bit stream generator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Controllable bit stream generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controllable bit stream generator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2963714