Control timing for spatial light modulator

Details Control timing for spatial light modulator Control timing for spatial light modulator

2005-11-29

2005-11-29

Eisen, Alexander (Department: 2674)

Computer graphics processing and selective visual display system

Plural physical display element control system

Display elements arranged in matrix

C359S223100

Reexamination Certificate

active

06970150

ABSTRACT:
A spatial light modulator clocking method, called fast-clear, which employs embedded clear hardware in the SLM to enable the fast-clear bit to generate least-significant short-bit periods and without any bit ordering restrictions. In this method, fast data clears34are inserted between block data loads32,36within a frame refresh period. This method virtually eliminates the artifacts associated with the earlier reset-release timing method without the bit-ordering restriction of the jog-clear method.

REFERENCES:
patent: 6201521 (2001-03-01), Doherty
patent: 0 772 181 (1997-05-01), None
patent: 0 841 815 (1998-05-01), None
U.S. Appl. No. 09/918,837, filed Jul. 21, 2001, Doherty et al.

Affiliated with

Also associated with

Rating

Control timing for spatial light modulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Control timing for spatial light modulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control timing for spatial light modulator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3511687