Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2001-05-09
2002-12-17
Zweizig, Jeffrey (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
Reexamination Certificate
active
06496054
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for a high voltage tolerant circuit fabricated with a low voltage process generally and, more particularly, to an n-well bias control within the circuit that may not require high voltage transistors.
BACKGROUND OF THE INVENTION
The use of low voltage technologies (i.e., 3.3 volts) for CMOS transistor circuits create problems in TTL environments. Some transistors of a low voltage circuit must provide an interface to an output of a TTL capable circuit. The TTL capable circuits may drive the interface to overvoltage (i.e., as high as 5.5 volts) conditions. Consequently, the low voltage technologies must include fabrication steps that result in some or all of the transistors being tolerant of the TTL voltage levels. Such fabrication steps add to the complexity and cost of parts fabricated by using the low voltage technologies.
Another problem created by mixing 3.3 volt MOS transistors with 5 volt TTL signals is in the basic operation of p-channel type field effect transistors (PFET). A diode formed between a p-type drain diffusion in an n-type well of the PFET must remain reverse biased for proper operation. When the interface drives a PFET drain to 5 volts, and the n-well is biased to only 3.3 volts, then the drain-to-well diode becomes forward biased. The forward biased diode creates a leakage path from the interface to a power source for the low voltage circuit.
SUMMARY OF THE INVENTION
The present invention concerns a circuit that may be configured to provide a first well bias voltage to the output buffer when the output buffer is in a first mode and to provide a second well bias voltage to the output buffer when the output buffer is in a second mode. The first well bias voltage and the second well bias voltage may be used to maintain a reverse bias in diffusion wells used for electrical isolation of transistors.
The objects, features and advantages of the present invention include providing a well bias voltage control circuit within a high voltage tolerant interface circuit that may (i) maintain low voltages across transistor thin gate oxides, (ii) present signals at the interface at reasonable drive strength levels, and/or (iii) minimize leakage currents between the interface and a supply voltage source.
REFERENCES:
patent: 4472647 (1984-09-01), Allgood et al.
patent: 4555642 (1985-11-01), Morales
patent: 4642488 (1987-02-01), Parker
patent: 4698526 (1987-10-01), Allan
patent: 4763021 (1988-08-01), Stickel
patent: 4825415 (1989-04-01), Nakaizumi
patent: 4930112 (1990-05-01), Tanaka et al.
patent: 4937700 (1990-06-01), Iwahashi
patent: 4964084 (1990-10-01), Jung et al.
patent: 5115150 (1992-05-01), Ludwig
patent: 5117177 (1992-05-01), Eaton, Jr.
patent: 5144167 (1992-09-01), McClintock
patent: 5247212 (1993-09-01), Vinal
patent: 5268599 (1993-12-01), Matsui
patent: 5300832 (1994-04-01), Rogers
patent: 5329184 (1994-07-01), Redfern
patent: 5359240 (1994-10-01), Sandhu
patent: 5359243 (1994-10-01), Norman
patent: 5381061 (1995-01-01), Davis
patent: 5406139 (1995-04-01), Sharpe-Geisler
patent: 5451889 (1995-09-01), Heim et al.
patent: 5455527 (1995-10-01), Murphy et al.
patent: 5455532 (1995-10-01), Bass
patent: 5467031 (1995-11-01), Nguyen et al.
patent: 5510738 (1996-04-01), Gorecki et al.
patent: 5546020 (1996-08-01), Lee et al.
patent: 5555149 (1996-09-01), Wert et al.
patent: 5570043 (1996-10-01), Churchill
patent: 5574678 (1996-11-01), Gorecki
patent: 5576635 (1996-11-01), Partovi et al.
patent: 5635860 (1997-06-01), Westerwick
patent: 5767733 (1998-06-01), Grugett
patent: 5844425 (1998-12-01), Nguyen et al.
patent: 5880602 (1999-03-01), Kaminaga et al.
patent: 5914844 (1999-06-01), Lutley et al.
patent: 6049242 (2000-04-01), Lutley et al.
patent: 6320415 (2001-11-01), Lee
patent: 6353333 (2002-03-01), Curd et al.
Prather Stephen Myles
Waldrip Jeffrey William
Cypress Semiconductor Corp.
Ignatowski John J.
Maiorana P.C. Christopher P.
Zweizig Jeffrey
LandOfFree
Control signal generator for an overvoltage-tolerant... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Control signal generator for an overvoltage-tolerant..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control signal generator for an overvoltage-tolerant... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2986358