Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-12-11
2009-06-02
Nguyen, Long (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S276000
Reexamination Certificate
active
07541851
ABSTRACT:
Disclosed herein is a VDL/DLL architecture in which the power supply to the VDL, VccVDL, is regulated at least as a function of the entry point of the input signal (ClkIn) into the VDL. Specifically, VccVDL is regulated to be higher when the delay through the VDL is relatively small (when the entry point is toward the right (or minimum delay) edge of the VDL) and is reduced when the delay is relatively high (when the entry point is toward the left (or maximum delay) edge of the VDL). This provides for graduated delays across the stages of the VDL, but without the need to design each stage separately. Other benefits include a VDL/DLL design operable over a wider range of frequencies, and a reduced number of stages, including a reduced number of buffer stages. Moreover, when the disclosed technique is used, buffer stages may be dispensed with altogether. Additionally, the disclosed VDL architecture can be used in any situation where it might be advantageous to delay a signal through a variable delay as a function of VDL entry point.
REFERENCES:
patent: 6229364 (2001-05-01), Dortu et al.
patent: 6242955 (2001-06-01), Shen et al.
patent: 6693473 (2004-02-01), Alexander et al.
patent: 2003/0179026 (2003-09-01), Alexander et al.
patent: 2006/0139076 (2006-06-01), Park
patent: 2007/0182469 (2007-08-01), Zimlich
patent: 2008/0054958 (2008-03-01), Liu et al.
S. Kuge et al., “A 0.18-um 256-Mb DDR SDRAM with Low-Cost Post-Mold Tuning Method for DLL Replica, 11, Nov. 2000,” IEEE J. Solid State Circuits, vol. 35, No. 11, pp. 1680-1689.
U.S. Appl. No. 11/351,037, filed Feb. 8, 2006, Zimlich.
U.S. Appl. No. 11/132,502, filed May 19, 2005, Gomm et al.
S. Kuge et al., “A 0.18-μm 256-Mb DDR SDRAM with Low-Cost Post-Mold Tuning Method for DLL Replica,” IEEE J. Solid State Circuits, vol. 35, No. 11, pp. 1680-1689 (2000).
Gomm Tyler
Kim Kang Yong
Kwak Jongtae
Jager Ryan C
Micro)n Technology, Inc.
Nguyen Long
Wong Cabello Lutsch Rutherford & Brucculeri LLP
LandOfFree
Control of a variable delay line using line entry point to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Control of a variable delay line using line entry point to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control of a variable delay line using line entry point to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4140476