Control logic for very fast clock speeds

Details Control logic for very fast clock speeds Control logic for very fast clock speeds

1995-11-28

1997-07-15

Oberley, Alvin E.

G06F 110

Patent

active

056491778

ABSTRACT:
The ability to harmonize the activities of individual computer system components with control signals is key to the operation of any computer system. Examples of this need for control include the need to write data to multiple registers on the same clock cycle, the need to clear values on multiple entities on the same clock cycle, and the need to stop and start the master clock pulse train itself. In the past, providing this control was not a problem because control signals could be reliably sent to all the timing dependent components within a single cycle of the master clock pulse train. This control methodology is called "single cycle control." Today, however, single cycle control is not trustworthy in all situations. Master clock pulse trains are so fast that single cycle control is no longer reliable when timing dependent components reside in locations distant from the control signal generating circuitry. The present invention provides reliable control in all cases, including the situation where a master clock pulse train is so fast that single cycle control is not viable.

REFERENCES:
patent: 3560860 (1971-02-01), Gueldenpfennig
patent: 3745472 (1973-07-01), Garth
patent: 4223392 (1980-09-01), Lemaire et al.
patent: 4463440 (1984-07-01), Nishiura et al.
patent: 4486862 (1984-12-01), Wyber
patent: 4823262 (1989-04-01), Calle
patent: 4835728 (1989-05-01), Si et al.
patent: 5039950 (1991-08-01), McDermott
patent: 5087829 (1992-02-01), Ishibashi et al.
patent: 5122679 (1992-06-01), Ishii et al.
patent: 5247656 (1993-09-01), Kabuo et al.
Marston, Ray, "Down Counter CookBook", Radio Electronics Feb. 1989, pp. 71-77.
IBM Technical Disclosure Bulletin, "Method of Assuring a Two-Cycle Start, Zero-Cycle Stop, Non-Chopping on Chip Clock Control Throughout a VLSI Clock System", vol. 32, No. 4B, Sep. 1989, pp. 246-248.
Wagner, K.D., "Clock System Design", IEEE Design & Test of Computers, vol. 5, Iss. 5, pp. 9-27 Oct. 1988.

Affiliated with

Also associated with

Rating

Control logic for very fast clock speeds does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Control logic for very fast clock speeds, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control logic for very fast clock speeds will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1499877