Control circuit for digital data transfer

Details Control circuit for digital data transfer Control circuit for digital data transfer

1993-11-23

1994-09-20

Bowler, Alyssa H.

Boots, shoes, and leggings

395200, 395250, 3642381, 3642382, 3642383, 3642384, 3642405, 3642407, 364DIG1, 364DIG2, G06F 300, G06F 1336

Patent

active

053496930

ABSTRACT:
A control circuit for digital data transfer between two digital circuits provided with two different bus architectures. The circuit includes two data bus transceivers which are controlled in a manner which determines data transfer between two CPU packages which are rendered compatible. The data bus transceivers are further controlled such that only one data bus transceiver is selectively rendered operative. The two data bus transceivers are respectively assigned to two memory units. One of the memory units is made active in the event that the data bus transceiver assigned thereto is rendered operative, while the other memory unit is made active in the event that the other data bus transceiver assigned thereto is rendered operative.

REFERENCES:
patent: 4137562 (1979-01-01), Boeck et al.
patent: 4467447 (1984-08-01), Takahashi et al.
patent: 4516199 (1985-05-01), Frieder et al.
patent: 4663706 (1987-05-01), Allen et al.
patent: 4750107 (1988-06-01), Buggert
patent: 4878166 (1989-10-01), Johnson et al.
patent: 4933846 (1990-06-01), Humphrey et al.

Affiliated with

Also associated with

Rating

Control circuit for digital data transfer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Control circuit for digital data transfer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control circuit for digital data transfer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2430616