Patent
1996-05-31
1999-03-16
Shin, Christopher B.
395877, 395878, 395892, G06F 300
Patent
active
058840990
ABSTRACT:
The present invention relates to a simplified flag control circuitry for use in first in first out (FIFO) memory buffers. The special FIFO memory buffer transfers data between circuits running on different clocks. The present invention delays the initial output of data from the FIFO memory buffer until the memory buffer has received a threshold amount of data. After the threshold quantity of data has been received, the present invention allows output of data from the FIFO.
REFERENCES:
patent: 4463443 (1984-07-01), Frankel et al.
patent: 4785415 (1988-11-01), Karlquist
patent: 4860193 (1989-08-01), Bently et al.
patent: 4862419 (1989-08-01), Hoberman
patent: 4864543 (1989-09-01), Ward et al.
patent: 4891788 (1990-01-01), Krefels
patent: 5406554 (1995-04-01), Parry
patent: 5471581 (1995-11-01), Munier et al.
patent: 5499344 (1996-03-01), Elnashar et al.
patent: 5504927 (1996-04-01), Okamoto et al.
patent: 5508679 (1996-04-01), McClure
patent: 5587953 (1996-12-01), Chung
patent: 5590304 (1996-12-01), Adkisson
patent: 5592629 (1997-01-01), Gamble
patent: 5668767 (1997-09-01), Barringer
"1994 - Data Book - Specialized Memories & Modules ", Integrated Device Technology, Inc.
"High Performance Data Book-SRAMs, PROMs, PLDs, FPGAs, DataCom, Modules, ECL TTL ", Cypress Semiconductor, Aug. 1993.
Shin Christopher B.
Sun Microsystems Inc.
LandOfFree
Control circuit for a buffer memory to transfer data between sys does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Control circuit for a buffer memory to transfer data between sys, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control circuit for a buffer memory to transfer data between sys will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-826011