Patent
1994-09-09
1998-11-17
Harvey, Jack B.
395872, 395878, G06F 1300
Patent
active
058389334
ABSTRACT:
Several designs of a stage for use in a FIFO pipeline are disclosed. Each stage includes a latch that is capable of latching a data element and capable of transitioning between a transparent state and an opaque state. The stages also include a control circuit capable of announcing the availability of the data element to the next stage as soon as the data element has propagated through the latch and without any latching or unlatching action of the latch prior to the announcement of the availability of the data element. In other words, if the latch of a stage is transparent and receives a signal Ri from the previous stage, the control circuit of the stage generates signal Ro after receiving signal Ri, thus enabling the next stage to latch the data element before the current stage has itself latched that data element. This feature is possible because the next stage receives at the input Din of latch block the same data element that appears at the input Din of the current latch block when the current latch block is transparent.
REFERENCES:
patent: 4791551 (1988-12-01), Garde
patent: 4819201 (1989-04-01), Thomas et al.
Sutherland, Sproull and Associates (SSA#4179), "FIFO Controls Four-Phase Storage Elements", Sep. 22, 1985, pp. 1-25.
Jones Ian W.
Molnar Charles E.
Crean Timothy J.
Harvey Jack B.
Rose James W.
Sun Microsystems Inc.
Travis John
LandOfFree
Control circuit and method for a first-in first-out data pipelin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Control circuit and method for a first-in first-out data pipelin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control circuit and method for a first-in first-out data pipelin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-894893