Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2007-05-29
2007-05-29
Bui, Kieu-Oanh (Department: 2623)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S023000, C712S028000, C707S793000, C707S793000, C707S793000, C709S226000, C709S245000
Reexamination Certificate
active
09752944
ABSTRACT:
A multi-processor unit includes a first domain for processing data according to first configuration information and having multiple first domain processors each connected to communication apparatus and each performing a different function of the first processing. The first domain processors include a first domain control processor for controlling the first processing of the first domain. The multi-processor unit also includes a second domain for second processing of the first processed data depending on a second domain configuration and having multiple second domain processors each connected to the communication apparatus and each performing a different function of the second processing. The second domain processors include a second domain control processor for controlling the second processing of the second domain. The multi-processor unit also including a global control processor connected to the communication means for providing the first domain configuration information and the second domain configuration information through the communication means for configuring the first and second domains.
REFERENCES:
patent: 5471592 (1995-11-01), Gove et al.
patent: 5502512 (1996-03-01), Toyoda et al.
patent: 5583500 (1996-12-01), Allen et al.
patent: 5600844 (1997-02-01), Shaw et al.
patent: 5646687 (1997-07-01), Botsford et al.
patent: 5666169 (1997-09-01), Ohki et al.
patent: 5675387 (1997-10-01), Hoogenboom et al.
patent: 5685005 (1997-11-01), Garde et al.
patent: 5706290 (1998-01-01), Shaw et al.
patent: 5844941 (1998-12-01), Mack et al.
patent: 5923892 (1999-07-01), Levy
patent: 5931938 (1999-08-01), Drogichen et al.
patent: 5968167 (1999-10-01), Whittaker et al.
patent: 6081783 (2000-06-01), Divine et al.
patent: 6360220 (2002-03-01), Forin
patent: 6457053 (2002-09-01), Satagopan et al.
patent: 6484220 (2002-11-01), Alvarez et al.
patent: 6542203 (2003-04-01), Shadwell et al.
patent: 6601173 (2003-07-01), Mohler
patent: 6630964 (2003-10-01), Burns et al.
patent: 2003/0032390 (2003-02-01), Geile et al.
patent: 2003/0072370 (2003-04-01), Girod et al.
R.C. Holland, Integrated Circuits and Microprocessors, 1986, Pergamon Books, Ltd., First edition, pp. 1-6.
K. Olukotun et al., The Case for a Single-Chip Multiprocessor, Oct. 1996.
Bui Kieu-Oanh
Im Paul
Koninklijke Philips Electronics , N.V.
LandOfFree
Control architecture for a high-throughput multi-processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Control architecture for a high-throughput multi-processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control architecture for a high-throughput multi-processor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3731423