Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1992-07-28
1993-06-15
Sikes, William L.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
3072964, 307353, 307359, 307602, 328 55, G11C 1100, H03K 522, H03K 513
Patent
active
052202062
ABSTRACT:
Apparatus and method are provided for saving and (upon demand) restoring a control signal for a signal-controlled system. A control signal generated by or within that system is provided to a multiplexer, which normally produces that control signal. That control signal is digitized and stored by a storage device as follows. The output of the storage device is provided both to the multiplexer and to a comparator. The comparator also receives the output of the multiplexer, and compares the output of the storage device and the multiplexer. The comparator provides a signal to the storage device to increment or decrement the storage device based on whether the signal produced by the storage device is less than, or greater than or equal to, the control signal produced by the multiplexer. The multiplexer output is also provided to the signal-controlled system to provide the control signal thereto. Upon demand as indicated by a selection signal provided to the multiplexer, the stored signal from the storage device is outputted by the multiplexer, and is accordingly provided by the multiplexer to the system as the control signal. The storage device includes a resistor ladder having a plurality of evenly or unevenly incremented outputs, a selector for selecting one of those outputs to be provided to the multiplexer and to the comparator, and a counter controlled by the comparator for controlling operation of the selector.
REFERENCES:
patent: 3824588 (1974-07-01), Vermillion
patent: 4028534 (1977-06-01), Tucker
patent: 4145743 (1979-03-01), DiCiurcio
patent: 4204173 (1980-05-01), Aschwanden
patent: 4204260 (1980-05-01), Nysen
patent: 4374362 (1983-02-01), Sutherland et al.
patent: 4407020 (1983-09-01), Helliwell et al.
patent: 4532494 (1985-07-01), Sasaki et al.
patent: 4549098 (1985-10-01), Fushiki
patent: 4602374 (1986-07-01), Nakamura et al.
patent: 4672639 (1987-06-01), Tanabe et al.
patent: 4679028 (1987-07-01), Wilson et al.
patent: 4683382 (1984-11-01), Sakurai et al.
patent: 4686390 (1987-08-01), Cleary, Jr. et al.
patent: 4788507 (1988-11-01), Berkowitz et al.
patent: 4905255 (1990-02-01), Aalaei
patent: 5118975 (1992-06-01), Hillis et al.
patent: 5173617 (1992-12-01), Alsup et al.
Fletcher; "An Engineering Approach to Digital Design"; 1980; pp. 12-19.
Bazes, M., "A Novel Precision MOS Synchronous Delay Line" in IEEE Journal of Solid-State Circuits, vol. SC-20, No. 6, Dec. 1985, pp. 1265-1271.
Johnson, M. G. and Hudson, E. L., "A Variable Delay Line PLL for CPU-Coprocessor Synchronization" in IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1218-1223.
Koker Gregory T.
Tsang Steven T.
Analog Devices Inc.
Cunningham Terry D.
Sikes William L.
LandOfFree
Control apparatus with improved recovery from power reduction, a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Control apparatus with improved recovery from power reduction, a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control apparatus with improved recovery from power reduction, a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1045569