Content addressable memory with latching sense amplifier

Details Content addressable memory with latching sense amplifier Content addressable memory with latching sense amplifier

2006-03-28

2006-03-28

Auduong, Gene N. (Department: 2827)

Static information storage and retrieval

Associative memories

Ferroelectric cell

C365S168000, C365S189070

Reexamination Certificate

active

07019999

ABSTRACT:
A content addressable memory (CAM) device including a plurality of CAM cells, a pair of bit lines and a sense amplifier. Each of the plurality of CAM cells includes a static storage circuit to store a data value and is coupled to the pair of bit lines. The sense amplifier includes a first transistor having first and second terminals coupled to first and second bit lines of the pair of bit lines, respectively.

REFERENCES:
patent: 5042011 (1991-08-01), Casper et al.
patent: 5280205 (1994-01-01), Green et al.
patent: 5602770 (1997-02-01), Ohira
patent: 5627785 (1997-05-01), Gilliam et al.
patent: 5936873 (1999-08-01), Kongetira
patent: 6240003 (2001-05-01), McElroy
patent: 6310880 (2001-10-01), Waller
patent: 6320777 (2001-11-01), Lines et al.
patent: 6331961 (2001-12-01), Kengeri et al.
patent: 6400593 (2002-06-01), Lien et al.
patent: 6421265 (2002-07-01), Lien et al.
patent: 6430073 (2002-08-01), Batson et al.
patent: 6442090 (2002-08-01), Ahmed et al.
patent: 6483733 (2002-11-01), Lines et al.
patent: 6496399 (2002-12-01), Choi et al.
patent: 6597594 (2003-07-01), Waller
patent: 6744653 (2004-06-01), Huang
Sakurai, T. et al., “A Low Power 46ns 256k bit CMOS Static RAM with Dynamic Double Word Line,” IEEE Journal of Solid State Circuits, vol. SC-19, No. 5, Oct. 1984, pp. 578-585.
Sood, L. et al., “A Fast 8ki×8 CMOS SRAM With Internal Power Down Design Techniques,” IEEE Journal of Solid State Circuits, vol. SC-20, No. 5, Oct. 1985, pp. 941-950.
Miyaji, F. et al., “A 25-ns 4-Mbit CMOS SRAM with Dynamic Bit-Line Loads, IEEE Journal of Solid state Circuits,” vol. 24, No. 5, Oct. 1989, pp. 1213-1218
Sasaki, K. et al., “A 7-ns 140mW 1-Mb CMOS SRAM with Current Sense Amplifier,” IEEE Journal of Solid-State Circuits, vol. 27, No. 11, Nov. 1992, pp. 1511-1518.
Prince, B., “Semiconductor Memories: A Handbook of Design, Manufacture and Application,” 2nd Ed., John Wiley & Sons Ltd., West Sussex, England, 1995, pp. v-xvii, 401-404 and 4.

Affiliated with

Also associated with

Rating

Content addressable memory with latching sense amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Content addressable memory with latching sense amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Content addressable memory with latching sense amplifier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3567372