Static information storage and retrieval – Associative memories – Ferroelectric cell
Patent
1999-05-21
2000-12-05
Phan, Trong
Static information storage and retrieval
Associative memories
Ferroelectric cell
G11C 1500
Patent
active
061575585
ABSTRACT:
An SRAM-based CAM cell and CAM array architecture reduce transistor count and memory size by replacing pass transistors and search transistors of conventional SRAM-base CAM cells with a pair of transistors having gates coupled to bit lines. The two bit-line-controlled transistors in a CAM cell are between storage nodes and a word/match line for the CAM cell. The sizes of pull-up and pull-down devices in the CAM cells are selected so that grounding a storage node to a word/match line through one of the two bit-line-controlled transistors can change the bit stored in a CAM cell, but applying a voltage (near the supply voltage) from the word/match line through either of the two bit-line-controlled transistors to a storage node cannot change the bit or data stored in a CAM cell. Accordingly, a write operation grounds a selected word/match line and applies a voltage to the unselected word/match lines. A search operation charges all word/match lines and senses the word/match lines. Addition of a mask element that controls the connection of the CAM cell to the word/match line can convert a binary CAM architecture to a ternary CAM architecture. The mask element optionally includes circuitry that causes the mask element to power up in a known state. Within the ternary CAM cell, a bypass transistor can be provide to bypass the effect of the mask element and facilitate write operations or temporarily suspend local masking.
REFERENCES:
patent: 4538243 (1985-08-01), Zehner
patent: 4833643 (1989-05-01), Hori
patent: 4890260 (1989-12-01), Chuang et al.
patent: 4928260 (1990-05-01), Chuang et al.
patent: 5034919 (1991-07-01), Sasai et al.
patent: 5040134 (1991-08-01), Park
patent: 5051949 (1991-09-01), Young
patent: 5111427 (1992-05-01), Kobayashi et al.
patent: 5226005 (1993-07-01), Lee et al.
patent: 5258946 (1993-11-01), Graf
patent: 5267213 (1993-11-01), Sung et al.
patent: 5305262 (1994-04-01), Yoneda
patent: 5383146 (1995-01-01), Threewitt
patent: 5386379 (1995-01-01), Ali-Yahia et al.
patent: 5396449 (1995-03-01), Atallah et al.
patent: 5422838 (1995-06-01), Lin
patent: 5455784 (1995-10-01), Yamada
patent: 5568415 (1996-10-01), McLellan et al.
patent: 5619446 (1997-04-01), Yoneda et al.
patent: 5642114 (1997-06-01), Komoto et al.
patent: 5787458 (1998-07-01), Miwa
patent: 5828593 (1998-10-01), Schultz et al.
patent: 5859791 (1999-01-01), Schulz et al.
patent: 5890201 (1999-03-01), McLellan et al.
patent: 5940852 (1999-08-01), Rangasayee et al.
patent: 5949696 (1999-09-01), Threewitt
Aragaki et al., "A High Density Multiple-Valued Content-Addressable Memory Based on One Transistor Cell," IEICE Trans. Electron., vol. E76-C, No. 11, Nov. 1993, pp. 1649-1656.
Ghose and Dharmaraj, "Response Pipelined CAM Chips: The First Generation and Beyond," The 7th Int'l Conference on VLSI Design, Jan. 5-8, 1994, pp. 365-368.
Glaise and Munier, "A Low Cost Searching Device for an ATM Adapter," The 6th Int'l Conference on Computer Communications and Networks, Sep. 22-25, 1997, pp. 488-493.
Hanyu et al., "Design of a One-Transistor-Cell Multiple-Valued CAM," IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1669-1674.
Hanyu et al., "2-Transistor-Cell 4-Valued Universal-Literal CAM for a Cellular Logic Image Processor," 1977 IEEE Int'l Solid-State Circuits Conference, Digest of Technical Papers, First Edition, Feb. 1997, pp. 46-47 and 427.
Hanyu et al., "One-Transistor-Cell 4-Valued Universal-Literal CAM for Cellular Logic Image Processing," The 27th Int'l Symposium on Multiple-Valued Logic, May 28-30, 1997, pp. 175-180.
Hanyu et al., "Multiple-Valued Floating-Gate-MOS Pass Logic and Its Application to Logic-in-Memory VLSI," The 28th IEEE Int'l Symposium on Multiple-Valued Logic, May 27-29, 1998, pp. 270-275.
Jamil, "RAM versus CAM," IEEE Potentials, vol. 16, No. 2, Apr./May 1997, pp. 26-29.
Kramer et al., "55GCPS CAM Using 5b Analog Flash," 1977 IEEE Int'l Solid-State Circuits Conference, Digest of Technical Papers, First Edition, Feb. 1997, pp. 44-45 and 427.
Miwa et al., "A 1Mb 2-Transistor/bit Non-Volatile CAM Based on Flash-Memory Technologies," 1996 IEEE Int'l Solid-State Circuits Conference, Digest of Technical Papers, First Edition, Feb. 1996, pp. 40-41 and 414.
Miwa et al., "A 1-Mb 2-Tr/b Nonvolatile CAM Based on Flash Memory Technologies," IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1601-1609.
Shultz and Gulak, "CAM-Based Single-Chip Shared Buffer ATM Switch," IEEE Int'l Conference on Communications, May 1-5, 1994, pp. 1190-1195.
Schultz and Gulak, "Fully-Parallel Multi-Megabit Integrated CAM/RAM Design," IEEE Int'l Workshop on Memory Technology, Design and Testing, Aug. 8-9, 1994, pp. 46-51.
Schultz and Gulak, "Fully Parallel Integrated CAM/RAM Using Preclassification to Enable Large Capacities," IEEE Journal of Solid-State Circuits, vol. 31, No. 5, May 1996, pp. 689-699.
Shafai et al., "Fully Parallel 30-MHz, 2.5-Mb CAM," IEEE Journal of Solid-State Circuits, vol. 33, No. 11, Nov. 1998 pp. 1690-1696.
Wade and Sodini, "A Ternary Content Addressable Search Engine," IEEE Journal of Solid-State Circuits, vol. 24, No. 4, Aug. 1989, pp. 1003-1013.
Yamagata et al., "A 288-kb Fully Parallel Content Addressable Memory Using a Stacked-Capacitor Cell Structure," IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1927-1933.
Yamagata et al., "A Bitline Control Circuit Scheme and Redundancy Technique for High-Density Dynamic Content Addressable Memories," IEICE Trans. Electron., vol. E76-C, No. 11, Nov. 1993, pp. 1657-1664.
Phan Trong
SanDisk Corporation
LandOfFree
Content addressable memory cell and array architectures having l does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Content addressable memory cell and array architectures having l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Content addressable memory cell and array architectures having l will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-967183