Content addresable memory having selectively interconnected...

Details Content addresable memory having selectively interconnected... Content addresable memory having selectively interconnected...

2008-12-22

2010-02-09

Ho, Hoai V (Department: 2827)

Static information storage and retrieval

Associative memories

Compare/search/match circuit

C365S049100

Reexamination Certificate

active

07660140

ABSTRACT:
A content addressable memory (CAM) device includes a plurality of CAM rows, a number of sequencing logic circuits, and a programmable interconnect structure. Each CAM row includes a number of CAM cells to generate a match signal on a match line and includes an enable input. Each sequencing logic circuit includes an input and an output, and is configured to count sequences of match signals from the CAM rows. The programmable interconnect structure selectively connects the match line of any CAM row to the input of any sequencing logic circuit, and selectively connects the output of any sequencing logic circuit to the enable input of any CAM row.

REFERENCES:
patent: 5278981 (1994-01-01), Kawaguchi et al.
patent: 5440715 (1995-08-01), Wyland
patent: 5452451 (1995-09-01), Akizawa et al.
patent: 5497488 (1996-03-01), Akizawa et al.
patent: 5712971 (1998-01-01), Stanfill et al.
patent: 6246601 (2001-06-01), Pereira
patent: 6252789 (2001-06-01), Pereira et al.
patent: 6560670 (2003-05-01), Ichiriu
patent: 6785677 (2004-08-01), Fritchman
patent: 6892237 (2005-05-01), Gai et al.
patent: 7069386 (2006-06-01), Stefan et al.
patent: 7134143 (2006-11-01), Stellenberg et al.
patent: 7225188 (2007-05-01), Gai et al.
patent: 7353332 (2008-04-01), Miller et al.
patent: 2004/0177319 (2004-09-01), Horn
A Versatile Data String-Search VLSI; Hirata et al.; IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988, 7 pgs.
Efficient String Matching: An Aid to Bibliographic Search; Programming Techniques; A. Aho and M. Corasick; Bell Laboratories; 1975, 8 pgs.
Fast Routing Table Lookup Using CAMs; McAuley et al.; Morristown, NJ, USA; 1993; 10 pgs.
Gigabit Rate Packet Pattern-Matching Using TCAM; Fang Yu, Randy Katcz EECS Dept. UC Berkeley, T.V. Lakshman, Bell Laboratories; date at least earlier than Jun. 3, 2008, 10 pgs.
High Speed Pattern Matching for Network IDS/IPS; Alicherry et al.; Lucent Bell Laboratories; IEEE, 2006, 10 pgs.
Small Forwarding Tables for Fast Routing Lookups; Degermark et al.; Lulea University of Technology; Lulea, Sweden; 1997; 12 pgs.

Affiliated with

Also associated with

Rating

Content addresable memory having selectively interconnected... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Content addresable memory having selectively interconnected..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Content addresable memory having selectively interconnected... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4211246