Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1975-05-05
1977-03-15
Larkins, William D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307238, 340173CA, 357 23, 357 41, 357 59, 357 71, H01L 2710
Patent
active
040127575
ABSTRACT:
A one device per bit random access memory cell and array is constructed with integrated circuit MOSFET transistors as the memory cell switching elements. Information transfer is accomplished by transferring incremental charges between a capacitor to a sense bit line. The capacitor is comprised of a region disposed in the substrate and a constantly charged polycrystalline plate insulatively disposed above the semiconductor substrate. The MOSFETS have a merged sense line and source region and have omitted a separate diffusion for their drain region by merging the drain with the capacitor region. The storage devices are grouped in pairs and share a common gate member and a common capacitive plate. Therefore, a single contact window is provided to the common gate member and the use of one half of the minimum contact area is allocated per device. By means of an interdigitated topology, a memory cell pair is devised having a small field area with a relatively large cell to bit line capacitance ratio.
REFERENCES:
patent: 3720922 (1973-03-01), Kosonocky
patent: 3810125 (1974-05-01), Stein
Boll et al., IEEE J. Solid State Circuits, vol. SC8, No. 5, Oct. 1973, p. 314.
Intel Corporation
Larkins William D.
LandOfFree
Contactless random-access memory cell and cell pair does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Contactless random-access memory cell and cell pair, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Contactless random-access memory cell and cell pair will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-429122