Electrical connectors – Preformed panel circuit arrangement – e.g. – pcb – icm – dip,... – With provision to conduct electricity from panel circuit to...
Reexamination Certificate
2000-01-20
2001-06-26
Sircus, Brian (Department: 2839)
Electrical connectors
Preformed panel circuit arrangement, e.g., pcb, icm, dip,...
With provision to conduct electricity from panel circuit to...
C324S754090
Reexamination Certificate
active
06250933
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to contact structures to establish electrical connection with contact targets such as contact pads or leads of electronic circuits or devices, and more particularly, to contact structures to be used in a probe card to test semiconductor wafers, semiconductor chips, packaged semiconductor devices, module sockets, printed circuit boards and the like with an improved frequency bandwidth, pin pitch and contact performance and reliability.
BACKGROUND OF THE INVENTION
In testing high density and high speed electrical devices such as LSI and VLSI circuits, high performance contact structures, such as probe contactors or test contactors, must be used. The contact structure of the present invention is not limited to the application of testing and burn-in of semiconductor wafers and dice, but is inclusive of testing and burn-in of packaged semiconductor devices, printed circuit boards and the like. The contact structure of the present invention can also be used in more generic applications including an IC lead, IC packaging, and other electrical connections. However, for the convenience of explanation, the present invention is described mainly with reference to the semiconductor wafer testing.
In the case where semiconductor devices to be tested are in the form of a semiconductor wafer, a semiconductor test system such as an IC tester is usually connected to a substrate handler, such as an automatic wafer prober, to automatically test the semiconductor wafer. Such an example is shown in
FIG. 1
in which a semiconductor test system has a test head
100
which is ordinarily in a separate housing and electrically connected to the test system with a bundle of cables
110
. The test head
100
and a substrate handler
400
are mechanically as well as electrically connected with one another with the aid of a manipulator
500
which is driven by a motor
510
. The semiconductor wafers to be tested are automatically provided to a test position of the test head
100
by the substrate handler
400
.
On the test head
100
, the semiconductor wafer to be tested is provided with test signals generated by the semiconductor test system. The resultant output signals from the semiconductor wafer under test (IC circuits formed on the semiconductor wafer) are transmitted to the semiconductor test system. In the semiconductor test system, the output signals are compared with expected data to determine whether the IC circuits on the semiconductor wafer function correctly.
In
FIG. 1
, the test head
100
and the substrate handler
400
are connected through an interface component
140
consisting of a performance board
120
(shown in
FIG. 2
) which is a printed circuit board having electric circuit connections unique to a test head's electrical footprint, coaxial cables, pogo-pins and connectors. In
FIG. 2
, the test head
100
includes a large number of printed circuit boards
150
which correspond to the number of test channels (test pins) of the semiconductor test system. Each of the printed circuit boards
150
has a connector
160
to receive a corresponding contact terminal
121
of the performance board
120
. A “frog” ring
130
is mounted on the performance board
120
to accurately determine the contact position relative to the substrate handler
400
. The frog ring
130
has a large number of contact pins
141
, such as ZIF connectors or pogo-pins, connected to contact terminals
121
, through coaxial cables
124
.
As shown in
FIG. 2
, the test head
100
is placed over the substrate handler
400
and mechanically and electrically connected to the substrate handler through the interface component
140
. In the substrate handler
400
, a semiconductor wafer
300
to be tested is mounted on a chuck
180
. In this example, a probe card
170
is provided above the semiconductor wafer
300
to be tested. The probe card
170
has a large number of probe contactors (such as cantilevers or needles)
190
to contact with contact targets such as circuit terminals or contact pads in the IC circuit on the semiconductor wafer
300
under test.
Electrical terminals or contact receptacles (contact pads) of the probe card
170
are electrically connected to the contact pins
141
provided on the frog ring
130
. The contact pins
141
are also connected to the contact terminals
121
of the performance board
120
through the coaxial cables
124
where each contact terminal
121
is connected to the printed circuit board
150
of the test head
100
. Further, the printed circuit boards
150
are connected to the semiconductor test system through the cable
110
having, for example, several hundreds of inner cables.
Under this arrangement, the probe contactors
190
contact the surface (contact targets) of the semiconductor wafer
300
on the chuck
180
to apply test signals to the semiconductor wafer
300
and receive the resultant output signals from the wafer
300
. The resultant output signals from the semiconductor wafer
300
under test are compared with the expected data generated by the semiconductor test system to determine whether the IC circuits on the semiconductor wafer
300
performs properly.
FIG. 3
is a bottom view of the probe card
170
of FIG.
2
. In this example, the probe card
170
has an epoxy ring on which a plurality of probe contactors
190
called needles or cantilevers are mounted. When the chuck
180
mounting the semiconductor wafer
300
moves upward in
FIG. 2
, the tips of the cantilevers
190
contact the pads or bumps (contact targets) on the wafer
300
. The ends of the cantilevers
190
are connected to wires
194
which are further connected to transmission lines (not shown) formed in the probe card
170
. The transmission lines are connected to a plurality of electrodes (contact pads)
197
which are in communication with the pogo pins
141
of FIG.
2
.
Typically, the probe card
170
is structured by a multi-layer of polyimide substrates having ground planes, power planes, signal transmission lines on many layers. As is well known in the art, each of the signal transmission lines is designed to have a characteristic impedance such as 50 ohms by balancing the distributed parameters, i.e., dielectric constant and magnetic permeability of the polyimide, inductances and capacitances of the signal paths within the probe card
170
. Thus, the signal lines are impedance matched lines establishing a high frequency transmission bandwidth to the wafer
300
for supplying currents in a steady state as well as high current peaks generated by the device's outputs switching in a transient state. For removing noise, capacitors
193
and
195
are provided on the probe card between the power and ground planes.
An equivalent circuit of the probe card
170
is shown in
FIG. 4
to explain the limitation of the high frequency performance in the conventional probe card technology. As shown in
FIGS. 4A and 4B
, the signal transmission line on the probe card
170
extends from the electrode
197
, a strip (impedance matched) line
196
, a wire
194
and the needle or cantilever (contact structure)
190
. Since the wire
194
and needle
190
are not impedance matched, these portions function as an inductor L in the high frequency band as shown in FIG.
4
C. Because of the overall length of the wire
194
and needle
190
is around 20-30 mm, significant limitations will be resulted from the inductor when testing a high frequency performance of a device under test.
Other factors which limit the frequency bandwidth in the probe card
170
reside in the power and ground needles shown in
FIGS. 4D and 4E
. If the power line can provide large enough currents to the device under test, it will not seriously limit the operational bandwidth in testing the device. However, because the series connected wire
194
and needle
190
for supplying the power (
FIG. 4D
) as well as the series connected wire
194
and needle
190
for grounding the power and signals (
FIG. 4E
) are equivalent to inductors, the high speed current flow is seriously r
Frame James W.
Khoury Theodore A.
Advantest Corp.
Muramatsu & Associates
Sircus Brian
Zarroli Michael C.
LandOfFree
Contact structure and production method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Contact structure and production method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Contact structure and production method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2455797