Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent
1991-09-10
1994-04-12
Hille, Rolf
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
257775, 257784, 257771, H01L 2348, H01L 2944
Patent
active
053028554
ABSTRACT:
A semiconductor device and a manufacture method for the semiconductor device, the method comprising the steps of forming an insulating film on the surface of a semiconductor substrate, forming contact holes in the insulating layer to expose the surface of the semiconductor substrate, selectively depositing a metal film, which contains aluminum as a main ingredient, on the exposed surface to form an electrodes in each the contact hole, and forming a wiring made of a second metal, which contains as a principal ingredient an element other than aluminum, on both the insulating layer and the electrode. Preferably, the upper surface of each electrode is substantially flat in a connecting portion between the electrode and the wiring, and a relationship of A.gtoreq.C is established where A is a length of one side of the electrode's upper surface and C is a width of the wiring in the connecting portion therebetween. The metal film is produced at a high deposition rate and a high throughput while ensuring good reliability and presenting superior film characteristics such as step coverage and electro migration.
REFERENCES:
patent: 4742014 (1988-05-01), Hooper et al.
patent: 4938996 (1990-07-01), Ziv et al.
patent: 4948755 (1990-08-01), Mo
patent: 4958222 (1990-09-01), Takakura et al.
patent: 5008731 (1991-04-01), Van de Grift et al.
patent: 5045916 (1991-09-01), Vor et al.
patent: 5061983 (1991-10-01), Egawa et al.
patent: 5061985 (1991-10-01), Meguro et al.
patent: 5063175 (1991-11-01), Broadbent
patent: 5063436 (1991-11-01), Gruning et al.
patent: 5093711 (1992-03-01), Hirakawa
patent: 5099308 (1992-03-01), Murayama
patent: 5126819 (1992-06-01), Abe et al.
S. D. Mehta, "Applications of CVD Tungsten in VLSI Circuits," Proceedings of the IEEE 1989 Custom Integrated Circuits Conference 15-18, May 1989, pp. 18.1.1-18.1.8.
"Method of Containing Conductors Through Contact Holes," IBM Technical Disclosure Bulletin, vol. 31, No. 10, Mar. 1989, pp. 202-203.
Tsubouchi et al., "Complete Planarization of Via Holes with Aluminum by Selective and Nonselective Chemical Vapor Deposition." Appl. Phys. Sep. 1990.
Levy et al., "Characterization of LPCVD Aluminum for VLSI Processing." Journal of the Electrochemical Society, vol. 131, No. 9, 1984.
T. Amazawa et al., "Selective Deposition of Aluminum Using Double-Wall CVD," Proceedings of 2nd Symposium by Japanese Branch of Electrochemical Society, Jul. 7, 1989.
R. A. Levy et al., "Characterization of LPCVD Aluminum for VLSI Processing", J. Electrochem. Soc., 131, 2175-82 (1984).
Proc. 2d Symp. Electrochem. Soc., Jap. Branch, 75 (Jul. 7, 1989).
Matsumoto Shigeyuki
Nakamura Yoshio
Sakamoto Masaru
Canon Kabushiki Kaisha
Hille Rolf
Saadat Mahshid
LandOfFree
Contact electrode structure for semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Contact electrode structure for semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Contact electrode structure for semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2100850