Multiplex communications – Wide area network – Packet switching
Patent
1994-02-04
1996-05-21
Hsu, Alpus H.
Multiplex communications
Wide area network
Packet switching
370 581, 370 8513, 370 943, 340826, 3408258, 379272, 39520002, G06F 1300, H04J 300
Patent
active
055196942
ABSTRACT:
A switching network incorporates expander graphs such as multibutterflies but avoids the wiring complications resulting from the randomness of such graphs. The network includes metanodes, each having plural routers. Channels of multiple interconnections are connected between the metanodes according to an upper level expander graph. Interconnections within the channels are randomly connected. Interconnections on the channels may be time multiplexed and they may be dynamically assigned to routers within a metanode.
REFERENCES:
patent: 4905224 (1990-02-01), Lobjinski et al.
patent: 5032837 (1991-07-01), Yoshifuji
patent: 5088091 (1992-02-01), Schroeder et al.
patent: 5103220 (1992-04-01), Brule
patent: 5105424 (1992-04-01), Flaig et al.
patent: 5125076 (1992-06-01), Faber et al.
patent: 5175539 (1992-12-01), Richter
patent: 5224100 (1993-06-01), Lee et al.
Pippenger, Nicholas, "Self-Routing Superconcentrators," 25th Annual Symposium on the Theory of Computing, ACM, May 1993, pp. 355-361.
Leighton, F. Thomson et al., "Fast Algorithms For Routing Around Faults in Multibutterlifes and Randomly-Wired Splitter Networks," IEEE Transactions on Computers, vol. 41, No. 5, May 1992, pp. 578-587.
Arora, Sanjeev et al., "On-line Algorithms for Path Selection In A Nonblocking Network," Massachusetts Institute of Technology, Cambridge, MA (Extended Abstract).
Upfal, Eli, "AN O(logN) Deterministic Packet Routing Scheme," (Preliminary version), ACM, 1989, pp. 241-250.
Chaiken, David, et al., "Directory-Based Cache Coherence in Large-Scale Multiprocessors," IEEE Computer, 23(6):49-58 (1990, Jun.).
Chong, Frederic, et al., "Fault Tolerance and Performance of Multipath Multistage Interconnection Networks", Advanced Research in VLSI and Parallel Systems, pp. 227-242 (1992, Mar.).
Minsky, Henry, "A Parallel Crossbar Routing Chip for a Shared Memory Multiprocessor," Technical Report 1284, Massachusetts Institute of Technology, Jan. 1991, pp. 1-111.
Brewer, Eric A. et al., "Scalable Expanders: Expliting Hierarchical Random Wiring," Submitted to the 1994 Symposium on the Theory of Computing, pp. 1-11.
Leighton, Tom et al., "Expanders Might Be Practical: Fast Algorithms for Routing Around Faults on Multibutterflies," IEEE 30th Annual Symposim on Foundations of Computer Science, 1989, pp. 1-17.
Minsky, Henry et al., "RN1: Low-Latency, Dilated, Crossbar Router (Extended Abstract)", Hot Chips Symposium III, 1991, pp. 1-4.
Frederic T. Chong et al., "Design and Performance of Multipath MIN Architectures," Symposium on Parallel Algorithms and Architectures, Dan Diego, CA, Jun. 1992, pp. 1-10.
Frederic T. Chong et al., "Transit Note #64, Randomized Multipath MIN Architectures," Symposium on Parallel Algorithms and Architectures, San Diego, CA, Jun. 1992, Last updated: Mar. 3, 1993, pp. 1-10.
Brewer Eric A.
Chong Frederic T.
Hsu Alpus H.
Massachusetts Institute of Technology
LandOfFree
Construction of hierarchical networks through extension does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Construction of hierarchical networks through extension, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Construction of hierarchical networks through extension will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2044696