Connectivity-based approach for extracting parasitic layout in a

Details Connectivity-based approach for extracting parasitic layout in a Connectivity-based approach for extracting parasitic layout in a

1994-11-08

1998-10-27

Louis-Jacques, Jacques

Boots, shoes, and leggings

364488, 364490, 364491, G06F 1500

Patent

active

058285806

ABSTRACT:
A layout parasitic extraction system. The present invention is a connectivity-based approach for extracting layout parasitics. The present invention creates a connectivity-based database, where geometries of a layout are organized by net. The present invention allows net-by-net extraction of layout parasitics using a connectivity-based database. Furthermore, a user can select a net or nets for extraction. The present invention outputs a database containing nets and their extracted layout parasitics. The present invention can create a netlist format file from a database containing nets and their extracted parasitics to allow back annotation of layout parasitics into a circuit schematic or for use for other software (possibly from a third-party).

REFERENCES:
patent: 5031111 (1991-07-01), Chao et al.
patent: 5202841 (1993-04-01), Tani
patent: 5210701 (1993-05-01), Hana et al.
patent: 5231590 (1993-07-01), Kumar et al.
patent: 5247456 (1993-09-01), Ohe et al.
patent: 5278769 (1994-01-01), Bair et al.
patent: 5303161 (1994-04-01), Burns et al.
patent: 5305229 (1994-04-01), Dhar
patent: 5351197 (1994-09-01), Upton et al.
patent: 5367468 (1994-11-01), Fukasawa et al.
patent: 5381345 (1995-01-01), Takegami et al.
patent: 5402358 (1995-03-01), Smith et al.
patent: 5416717 (1995-05-01), Miyama et al.
patent: 5440720 (1995-08-01), Baisuck et al.
Wang, Z. and Qiming Wu, IEEE Transactions on Computer-Aided Design, vol. 11, No. 4, Apr. 1992, "A Two-Dimensional Resistance Simulator Using the Boundary Element Method", pp. 497-504.
Fukuda, Sanae et al., IEEE Transactions on Computer-Aided Design, vol. 9, No. 1, Jan. 1990, "A ULSI 2-D Capacitance Simulator for Complex Structures Based on Actual Processes", pp. 39-47.
McCormick, Steven P., 21st Design Automation Conference, Paper 39.2, "EXCL: A Circuit Extractor for IC Designs", pp. 616-623 Jan. 1984.
Stark, Don and Mark Horowitz, 24th ACM/IEEE Design Automatic Conference, Paper 32.2, "REDS: Resistance Extraction for Digital Simulation", pp. 570-573 Jan. 1987.
Horowitz, Mark and Robert W. Dutton, IEEE Transactions on Computer-Aided Design, vol. CAD-2, No. 3, Jul. 1983, "Resistance Extraction from Mask Layout Data", pp. 145-150.
Hwang, Jerry P., 28th ACM/IEEE Design Automation Conference, Paper 41.1, "REX--A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis", pp. 717-722 Jan. 1991.

Affiliated with

Also associated with

Rating

Connectivity-based approach for extracting parasitic layout in a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Connectivity-based approach for extracting parasitic layout in a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Connectivity-based approach for extracting parasitic layout in a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1618981