Connectivity-based approach for extracting layout parasitics

Details Connectivity-based approach for extracting layout parasitics Connectivity-based approach for extracting layout parasitics

1998-01-23

1999-12-07

Teska, Kevin J.

39550002, G06F 1750

Patent

active

059997265

ABSTRACT:
A layout parasitics extraction system. The layout parasitics extraction system is a connectivity-based approach for extracting layout parasitics. The system creates a connectivity-based database (1104), where geometries of a layout are organized by nets of the circuit schematic. The system allows net-by-net extraction (1124) of layout parasitics using a connectivity-based database. A user can select a net or nets for extraction. The system creates a database containing nets and their extracted layout parasitics (1132). The system can generate a netlist format file from this database to provide for back annotation of layout parasitics into a circuit schematic for further circuit analysis.

REFERENCES:
patent: 4837447 (1989-06-01), Pierce et al.
patent: 5031111 (1991-07-01), Chao et al.
patent: 5043920 (1991-08-01), Malm et al.
patent: 5062054 (1991-10-01), Kawakami et al.
patent: 5202841 (1993-04-01), Tani
patent: 5210701 (1993-05-01), Hana et al.
patent: 5218551 (1993-06-01), Agaval et al.
patent: 5231590 (1993-07-01), Kumar et al.
patent: 5247456 (1993-09-01), Ohe et al.
patent: 5278105 (1994-01-01), Eden et al.
patent: 5278769 (1994-01-01), Bair et al.
patent: 5299139 (1994-03-01), Baisuck et al.
patent: 5303161 (1994-04-01), Burns et al.
patent: 5305229 (1994-04-01), Dhar
patent: 5351197 (1994-09-01), Upton et al.
patent: 5367468 (1994-11-01), Fukusawa et al.
patent: 5381345 (1995-01-01), Takegami et al.
patent: 5384710 (1995-01-01), Lam et al.
patent: 5392222 (1995-02-01), Noble
patent: 5402357 (1995-03-01), Schaefer et al.
patent: 5402358 (1995-03-01), Smith et al.
patent: 5416717 (1995-05-01), Miyama et al.
patent: 5440720 (1995-08-01), Baisuck et al.
patent: 5452224 (1995-09-01), Smith, Jr. et al.
patent: 5459673 (1995-10-01), Carmean et al.
patent: 5461579 (1995-10-01), Misheloff et al.
patent: 5463563 (1995-10-01), Bair et al.
patent: 5490095 (1996-02-01), Shimada et al.
patent: 5501938 (1996-03-01), Hyduke
patent: 5610833 (1997-03-01), Chang et al.
Belkale, K.P. et al., "Parallel Algorithms for VLSI Circuit Extraction," IEEE Trans. on CAD of Integrated Cir. & Systems, vol. 10, No. 5, May 1991, pp. 604-618.
Chiang, Kuang-Wei, "Resistance Extraction and Resistance Calculation in GOALIE2," Proc. of the Design Auto. Conf., Las Vegas, Jun. 25-29, 1989, Paper 40.3, pp. 682-685.
Ladage, L. et al., "Resistance Extraction and Along the Current Flow," Proc. of the Custom Integrated Circuits Conf., San Diego, May 9-12, 1993, pp. 17.5.1-17.5.4.
Marple, David et al., "Tailor: A Layout System Based on Trapezoidal Corner Stiching," IEEE Trans. on Computer-Aided-Design of Int. Cir. and Sys., vol. 9, No. 1, Jan. 1990, pp. 66-90.
Ramkumar, Balkrishna et al., "Proper CAD: A Portable Object-Oriented Parallel Environment for VLSI CAD," IEEE Trans. on Computer-Aided-Design of Int. Cir. and Sys., vol. 13, No. 7, Jul. 1994, pp. 829-842.
Rugen, Irmtraud et al., "An Interactive Layout Design System with Real-Time Logical Verification and Extraction of Layout Parasitics," IEEE Jor. of Solid-State Circuits, vol. 23, No. 3, Jun. 1988, pp. 66-90.
Wang, Z. and Qiming Wu, IEEE Transactions on Computer-Aided Design, vol. 11, No. 4, Apr. 1992, "A Two-Dimensional Resistance Simulator Using the Boundary Element Method," pp. 497-504.
Fukuda, Sanae et al., IEEE Transactions on Computer-Aided Design, vol. 9, No. 1, Jan. 1990, "A ULSI 2-D Capacitance Simulator for Complex Structures Based on Actual Processes," pp. 39-47.
McCormick, Steven P., 21st Design Automation Conference, Paper 39.2, "EXCL: A Circuit Extractor for IC Designs," pp. 616-623 (1984).
Stark, Don and Mark Horowitz, 24th ACM/IEEE Design Automation Conference, Paper 32.2, "REDS: Resistance Extraction for Digital Simulation," pp. 570-573 (1987).
Horowitz, Mark and Robert W. Dutton, IEEE Transactions on Computer-Aided Design, vol. CAD-2, No. 3, Jul. 1983, "Resistance Extraction from Mask Layout Data," pp. 145-150.
Hwang, Jerry P., 28th ACM/IEEE Design Automation Conference, Paper 41.1, "REX --A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis," pp. 717-722 (1991).

Affiliated with

Also associated with

Rating

Connectivity-based approach for extracting layout parasitics does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Connectivity-based approach for extracting layout parasitics, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Connectivity-based approach for extracting layout parasitics will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-834044