Connection verification technique

Details Connection verification technique Connection verification technique

2005-12-30

2010-11-16

Lee, Jinhee J (Department: 2841)

Electricity: electrical systems and devices

Housing or mounting assemblies with diverse electrical...

For electronic systems and devices

Reexamination Certificate

active

07835158

ABSTRACT:
Embodiments of the present invention are generally directed to testing connections of a memory device to a circuit board or other device. In one embodiment, a memory device that is configured to facilitate continuity testing between the device and a printed circuit board or other device is disclosed. The memory device includes a substrate and two connection pads that are electrically coupled to one another via a test path. A system and method for testing the connections between a memory device and a circuit board or other device are also disclosed.

REFERENCES:
patent: 4982892 (1991-01-01), Parla et al.
patent: 5198756 (1993-03-01), Jenkins et al.
patent: 5637385 (1997-06-01), Mizuki et al.
patent: 6084780 (2000-07-01), Happoya
patent: 6381141 (2002-04-01), Corisis et al.
patent: 7312534 (2007-12-01), delos Santos et al.
patent: 2002/0043986 (2002-04-01), Tay et al.
patent: 2002/0180026 (2002-12-01), Liu et al.
patent: 0 852 345 (1998-07-01), None
patent: 2 278 965 (1994-12-01), None
patent: 2 311 618 (1997-10-01), None

Affiliated with

Also associated with

Rating

Connection verification technique does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Connection verification technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Connection verification technique will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4186386