Congestion control in a network device having a buffer circuit

Details Congestion control in a network device having a buffer circuit Congestion control in a network device having a buffer circuit

2006-02-21

2006-02-21

Rao, Seema S. (Department: 2666)

Multiplex communications

Data flow congestion prevention or control

Control of data admission to the network

C370S235000, C370S412000

Reexamination Certificate

active

07002914

ABSTRACT:
Each packet of the present invention is assigned a priority level. The current data packet flow rate is detected. This data packet flow rate is quantized into at least one data rate level. The current buffer circuit depth is determined as is the priority associated with the current data packet. The probability that the current packet is either dropped or used is determined by using the current data packet service flow rate, the data packet priority, and the current buffer circuit depth.

REFERENCES:
patent: 6081505 (2000-06-01), Kilkki
patent: 6546017 (2003-04-01), Khaunte
patent: 6865185 (2005-03-01), Patel et al.
patent: 2001/0044845 (2001-11-01), Cloonan et al.
patent: 2003/0137938 (2003-07-01), Belanger et al.

Affiliated with

Also associated with

Rating

Congestion control in a network device having a buffer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Congestion control in a network device having a buffer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Congestion control in a network device having a buffer circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3655763