Multiplex communications – Pathfinding or routing – Through a circuit switch
Reexamination Certificate
2008-07-08
2011-10-25
Phunkulh, Bob (Department: 2477)
Multiplex communications
Pathfinding or routing
Through a circuit switch
C716S101000, C712S011000, C370S400000
Reexamination Certificate
active
08045546
ABSTRACT:
A plurality of processor tiles are provided, each processor tile including a processor core. An interconnection network interconnects the processor cores and enables transfer of data among the processor cores. An extension network connects input/output ports of the interconnection network to input/output ports of one or more peripheral devices, each input/output port of the interconnection network being associated with one of the processor tiles such that each input/output port of the interconnection network sends input data to the corresponding processor tile and receives output data from the corresponding processor tile. The extension network is configurable such that a mapping between input/output ports of the interconnection network and input/output ports of the one or more peripheral devices is configurable.
REFERENCES:
patent: 4441162 (1984-04-01), Lillie
patent: 4933933 (1990-06-01), Dally et al.
patent: 5533198 (1996-07-01), Thorson
patent: 5917820 (1999-06-01), Rekhter
patent: 6785277 (2004-08-01), Sundling et al.
patent: 7394288 (2008-07-01), Agarwal
patent: 7461210 (2008-12-01), Wentzlaff et al.
patent: 7461236 (2008-12-01), Wentzlaff
patent: 7461361 (2008-12-01), Rhee
patent: 7539845 (2009-05-01), Wentzlaff et al.
patent: 7577874 (2009-08-01), Jones et al.
patent: 7620791 (2009-11-01), Wentzlaff et al.
patent: 7624248 (2009-11-01), Wentzlaff et al.
patent: 7636835 (2009-12-01), Ramey et al.
patent: 7734894 (2010-06-01), Wentzlaff et al.
patent: 7734895 (2010-06-01), Agarwal et al.
patent: 7774579 (2010-08-01), Wentzlaff et al.
patent: 7793074 (2010-09-01), Wentzlaff et al.
patent: 7805575 (2010-09-01), Agarwal et al.
patent: 7818725 (2010-10-01), Agarwal et al.
patent: 7840914 (2010-11-01), Agarwal et al.
patent: 7853752 (2010-12-01), Agarwal et al.
patent: 7853754 (2010-12-01), Agarwal et al.
patent: 2004/0250046 (2004-12-01), Gonzalez et al.
patent: 2004/0268286 (2004-12-01), New et al.
patent: 2006/0150138 (2006-07-01), Rhee
patent: 2006/0161875 (2006-07-01), Rhee
patent: 2006/0179429 (2006-08-01), Eggers et al.
patent: 2007/0180334 (2007-08-01), Jones et al.
patent: 2008/0211538 (2008-09-01), Lajolo et al.
patent: 2008/0229059 (2008-09-01), May
patent: 2009/0103854 (2009-04-01), Beausoleil et al.
patent: 2009/0103855 (2009-04-01), Binkert et al.
patent: WO 2004/072796 (2004-08-01), None
Adve, Vikram et al., “Performance Analysis of Mesh Interconnection Networks with Deterministic Routing.” IEEE: Transactions on Parallel and Distributed Systems, vol. 5, No. 3, Mar. 1994, pp. 225-246.
USPTO Non-Final Office Action in U.S. Appl. No. 11/404,207, mailed Nov. 13, 2008, 9 pages.
USPTO Non-Final Office Action in U.S. Appl. No. 11/404,187, mailed Feb. 5, 2009, 15 pages.
USPTO Non-Final Office Action in U.S. Appl. No. 11/404,655, mailed Mar. 23, 2009, 14 pages.
USPTO Non-Final Office Action in U.S. Appl. No. 12/130,462, mailed Mar. 3, 2009, 8 pages.
Agarwal, Anant. “Raw Computation,”Scientific Americanvol. 281, No. 2: 44-47, Aug. 1999.
Taylor, Michael Bedford et. al., “Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams,”Proceedings of International Symposium on Computer Architecture, Jun. 2004.
Taylor, Michael Bedford et. al., “Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures,”Proceedings of the International Symposium on High Performance Computer Architecture, Feb. 2003.
Taylor, Michael Bedford et. al., “A 16-Issue Multiple-Program-Counter Microprocessor with Point-to-Point Scalar Operand Network,”Proceedings of the IEEE International Solid-State Circuits Conference, Feb. 2003.
Taylor, Michael Bedford et. al., “The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs,”IEEE Micro, pp. 25-35, Mar.-Apr. 2002.
Lee, Walter et. al., “Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine,”Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems(ASPLOS-VIII), San Jose, CA, Oct. 4-7, 1998.
Kim, Jason Sungtae et. al., “Energy Characterization of a Tiled Architecture Processor with On-Chip Networks,”International Symposium on Low Power Electronics and Design, Seoul, Korea, Aug. 25-27, 2003.
Barua, Rajeev et. al., “Compiler Support for Scalable and Efficient Memory Systems,”IEEE Transactions on Computers, Nov. 2001.
Waingold, Elliot et. al., “Baring it all to Software: Raw Machines,”IEEE Computer, pp. 86-93, Sep. 1997.
Lee, Walter et. al., “Convergent Scheduling,”Proceedings of the 35thInternational Symposium on Microarchitecture, Istanbul, Turkey, Nov. 2002.
Wentzlaff, David and Anant Agarwal, “A Quantitative Comparison of Reconfigurable, Tiled, and Conventional Architectures on Bit-Level Computation,”MIT/LCS Technical Report LCS-TR-944, Apr. 2004.
Suh, Jinwoo et. al., “A Performance Analysis of PIM, Stream Processing , and Tiled Processing on Memory-Intensive Signal Processing Kernels,”Proceedings of the International Symposium on Computer Architecture, Jun. 2003.
Barua, Rajeev et. al., “Maps: A Compiler-Managed Memory System for Raw Machines,”Proceedings of the Twenty-Sixth International Symposium on Computer Architecture(ISCA-26), Atlanta, GA, Jun. 1999.
Barua, Rajeev et. al., “Memory Bank Disambiguation using Modulo Unrolling for Raw Machines,”Proceedings of the Fifth International Conference on High Performance Computing, Chennai, India, Dec. 17-20, 1998.
Agarwal, A. et. al., “The Raw Compiler Project,”Proceedings of the Second SUIF Compiler Workshop, Stanford, CA, Aug. 21-23, 1997.
Taylor, Michael Bedford et. al., “Scalar Operand Networks,”IEEE Transactions on Parallel and Distributed Systems(Special Issue on On-Chip Networks), Feb. 2005.
Taylor, Michael. The Raw Prototype Design Document V5.01 [online]. Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Sep. 6, 2004 [retrieved on Sep. 25, 2006]. Retrieved from the Internet: <ftp://ftp.cag.lcs.mit.edu/pub/raw/documents/RawSpec99.pdf>.
Moritz, Csaba Andras et al., “Hot Pages: Software Caching for Raw Microprocessors,”MIT/LCS Technical Memo LCS-TM-599, Aug. 1999.
Dally et al., “Deadlock-free Message Routing in Multiprocessor Interconnection Networks,”IEEE Transactions on Computers, C-36(5) (May 1987).
United States Patent & Trademark Office, Non-final Office Action issued in U.S. Appl. No. 12/169,456, mailed Sep. 14, 2010, 9 pages.
United States Patent & Trademark Office, Non-final Office Action issued in U.S. Appl. No. 12/169,456, mailed Jun. 15, 2011, 12 pages.
Bao Leiwei
Bratt Ian Rudolf
Fish & Richardson P.C.
Phunkulh Bob
Tilera Corporation
LandOfFree
Configuring routing in mesh networks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configuring routing in mesh networks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configuring routing in mesh networks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4296973