Configurations and method for carrying out wafer level...

Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C324S765010

Reexamination Certificate

active

07355433

ABSTRACT:
This invention discloses a circuit for performing an unclamped inductive test on a metal oxide semiconductor field effect transistor (MOSFET) device driven by a gate driver. The circuit includes a current sense circuit for measuring an unclamped inductive testing (UIS) current that increases with an increase of a pulse width inputted from the gate driver to the MOSFET device wherein the current sensing circuit is provided to turn off the gate driver when a predefined UIS current is reached. The test circuit further includes a MOSFET failure detection circuit connected to a drain terminal of the MOSFET device for measuring a drain voltage change for detecting the MOSFET failure during the UIS test. The test circuit further includes a first switch for switching ON/OFF a power supply to the MOSFET device to and a second switch connected between a drain and source terminal of the MOSFET. Furthermore, the test circuit further includes a timing and make before break (MBB) circuit for receiving an MOSFET failure signal from the MOSFET failure detection circuit and for controlling the first and second switches for switching off a power supply to the MOSFET device upon a detection of an UIS failure under the UIS test to prevent damages to a probe

REFERENCES:
patent: 5905384 (1999-05-01), Inoue et al.
patent: 7193410 (2007-03-01), Patel et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Configurations and method for carrying out wafer level... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Configurations and method for carrying out wafer level..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurations and method for carrying out wafer level... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2768926

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.