Configuration memory for programmable logic device

Details Configuration memory for programmable logic device Configuration memory for programmable logic device

1989-09-29

1992-03-24

Popek, Joseph A.

Static information storage and retrieval

Powering

Data preservation

371 66, 307 64, G11C 700

Patent

active

050994530

ABSTRACT:
A programmable logic integrated circuit device utilizes volatile memory elements such as SRAM for retaining configuration information. A circuit is provided as part of the device for detecting loss of power on a supply input pin. When power loss is detected, a backup voltage supply, packaged with the programmable logic device as a unit, is connected thereto. The backup power is used to supply voltage only to those portions of the device having volatile memory elements containing configuration information. Backup power is not provided to input and output buffers of the device, thereby preventing excess loads being placed upon the backup device because of events which may occur external to the programmable logic device.

REFERENCES:
patent: 3859638 (1975-01-01), Hume, Jr.
patent: 4288865 (1981-09-01), Graham
patent: 4710905 (1987-12-01), Uchida
patent: 4812675 (1989-03-01), Goetting
patent: 4894558 (1990-01-01), Conkle et al.

Affiliated with

Also associated with

Rating

Configuration memory for programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Configuration memory for programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configuration memory for programmable logic device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2015880