Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2009-02-20
2011-10-04
Tsai, Henry (Department: 2184)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S110000, C716S116000, C716S121000, C326S038000, C710S062000, C710S072000
Reexamination Certificate
active
08032853
ABSTRACT:
A configuration information writing apparatus for writing configuration information defining a logical configuration of a logic circuit device into the logic circuit device to change the logical configuration thereof, the apparatus comprising: a difference extracting unit that acquires plural pieces of configuration information and extracts differences between each of the acquired plural pieces of configuration information; a differential relation generating unit that generates a differential relation indicating a relation of the differences between each of the plural pieces of configuration information based on the differences extracted by the difference extracting unit; and an order information generating unit that generates order information specifying an order of writing the configuration information from the relation of the differences indicated by the differential relation generated by the differential relation generating unit.
REFERENCES:
patent: 6304101 (2001-10-01), Nishihara
patent: 6327634 (2001-12-01), Statovici
patent: 6526557 (2003-02-01), Young et al.
patent: 6563437 (2003-05-01), Landry et al.
patent: 6609238 (2003-08-01), Tetelbaum
patent: 7249335 (2007-07-01), Young et al.
patent: 2003/0128140 (2003-07-01), Xie et al.
patent: 2001-028536 (2001-01-01), None
patent: 2003-347927 (2003-12-01), None
“Configuration bitstream compression for dynamically reconfigurable FPGAs” by Ju Hwa Pan et al., Proceedings of the 2004 IEEE/ACM International Conference on Computer-aided Design, published 2004.
An Optimal EREW PRAM Algorithm for Minimum Spanning Tree Verification, by King et al., Jul. 29, 1997.
‘Configuration Compression for Virtex FPGAs’ by Zhiyuan Li and Scott Hauck, Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2001.
‘Configuration Management Techniques for Reconfigurable Computing’ a dissertation by Zhiyuan Li, Jun. 2002.
‘Maintenance of a Minimum Spanning Forest in a Dynamic Plane Graph’ by Eppstein et al., Nov. 11, 1991.
IBM Technical Disclosure Bulletin NB920616, Jun. 1, 1992.
IBM Technical Disclosure Bulletin NA920693, Jun. 1, 1992.
IBM Technical Disclosure Bulletin NN9411473, Nov. 1, 1994.
‘Note on Counting Eulerian Circuits’ by Graham Brightwell and Peter Winkler, May 2004.
‘Introduction of Graph Theory’ by Jun-ichi Yamaguchi, posted at http://jwilson.coe.uga.edu/EMAT6680/Yamaguchi/emat6690/essay1/GT.html on Sep. 6, 2006.
Archive.org showing ‘Introduction of Graph Theory’ by Yamaguchi being posted on Sep. 6, 2006.
“The Travelling salesman problem”, http://en.wikipedia.org/wiki/Travelling—salesman—problem, Feb. 7, 2008, 12 pages.
Foley & Lardner LLP
NEC Corporation
Snyder Steven
Tsai Henry
LandOfFree
Configuration information writing apparatus, configuration... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configuration information writing apparatus, configuration..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configuration information writing apparatus, configuration... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4261181