Image analysis – Histogram processing – For setting a threshold
Patent
1988-02-05
1989-07-18
Bourdreau, Leo H.
Image analysis
Histogram processing
For setting a threshold
364133, 364900, 382 41, G06K 954
Patent
active
048500275
ABSTRACT:
Configurable processing element groups (PEGs), made up of processing elements (PEs) and boolean combiner image switches (BC), arrayed in image processing subassemblies (CAGEs) having limited external PE connections, provide myriad image processing network choices without massive investment in memory and bus capacity. PEs have full variable connectability within the PEG, and connectability via limited bus connections to PEs in related PEGs. Image switching is implemented by the BC, which is feedback connected to PEs within the PEG. Each PEG is also directly connected to the next PEG, through its BC, in straighforward pipeline configuration. For simple jobs, the implementor configures simple networks of PEs within PEGs. For demanding jobs, the implementor configures PEs in one PEG together with PEs from other PEGs, in a compound bus-connected network within the CAGE. For very demanding jobs, the implementor uses the PEs in the system not only as binary window processors, but also as additional switching paths, logic inverters and delay elements, setting up the image processing system most closely approaching the optimum for the job. Limitations are only bus capacity, bus connections and CAGE to CAGE connections. The system features host computer, video buffer, and pipeline of CAGEs, each CAGE having bit stream input, an array of PEGs, and CAGE exit mechamism which provides a bit stream output in the form of X-Y coordinates of selected pels. An additional feedback loop, from BC output to BC input within the PE, significantly adds to capability with little additional structure.
REFERENCES:
patent: 3226569 (1965-12-01), James
patent: 3356837 (1967-12-01), Raymond
patent: 3419849 (1968-12-01), Anderson et al.
patent: 3553654 (1971-01-01), Crane
patent: 3603934 (1971-09-01), Heath, Jr.
patent: 3660646 (1972-05-01), Minero et al.
patent: 3665418 (1972-05-01), Bouricius et al.
patent: 3681579 (1972-08-01), Stevens
patent: 3805035 (1974-04-01), Serra
patent: 3970993 (1976-07-01), Finnila
patent: 4174514 (1979-11-01), Sternberg
patent: 4395698 (1983-07-01), Sternberg et al.
patent: 4395699 (1983-07-01), Sternberg
patent: 4395700 (1983-07-01), McCubbrey et al.
patent: 4398248 (1983-08-01), Hsia et al.
patent: 4441207 (1984-04-01), Lougheed et al.
patent: 4464788 (1984-08-01), Sternberg et al.
patent: 4467409 (1984-08-01), Potash et al.
patent: 4484346 (1984-11-01), Sternberg et al.
patent: 4484349 (1984-11-01), McCubbrey
patent: 4490848 (1984-12-01), Beall et al.
patent: 4524455 (1985-06-01), Holsztynski et al.
patent: 4598400 (1986-06-01), Hillis
patent: 4601055 (1986-07-01), Kent
patent: 4665556 (1987-05-01), Fukushima et al.
E. J. Lerner, "Parallel Processing Gets Down to Business", High Technology, Jul. 1985, pp. 9-17.
J. R. Mandeville, "Novel Method for Analysis of Printed Circuit Images", IBM Journal Res. Development, vol. 29, No. 1, Jan. 1985, pp. 73-86.
R. M. Lougheed, D. L. McCubbrey, "The Cytocomputer: A Practical Pipelined Image Processor", Proc. 7th Annual Intls. Symp. on Computer Architecture, May 1980.
D. J. Svetkoff, J. B. Candlish, P. W. VanAtta, "High Resolution Imaging for Visual Inspection of Multi-Layer Thick-Film Circuits", RI/SME Conference on Applied Machine Vision, Memphis, Tennessee, Feb. 1983.
U. Montanari, "Continuous Skeletons from Digitized Images", Journal of the Association for Computing Machinery, vol. 16, No. 4, Oct. 1969, pp. 534-539.
R. Stefanelli, A. Rosenfeld, "Some Parallel Thinning Algorithms for Digital Pictures", Journal of the Association for Computing Machinery, vol. 18, No. 2, Apr. 1971, pp. 255-264.
S. R. Sternberg, "Biomedical Image Processing", IEEE Computer, Jan. 1983, pp. 22-28.
S. R. Sternberg, "Language and Architecture for Parallel Image Processing", Pattern Recognition in Practice, E. S. Gelsema and L. N. Kanal, eds., North Holland Publishing Co., 1980.
K-S. Fu, "Pattern Recognition for Automatic Visual Inspection", IEEE Computer, Dec. 1982, pp. 34-40.
R. M. Lougheed, D. L. McCubbrey, S. R. Sternberg, "Cytocomputers: Architectures for Parallel Image Processing", Proc. IEEE Workshop on Picture Data Description and Management, Aug. 1980, pp. 281-286.
M. A. Hegyi, R. W. Kelley, D. L. McCubbrey, C. B. Morningstar, "Computer Algorithms for Visually Inspecting Thick Film Circuits", Environmental Research Institute of Michigan.
Hopkins, Jr. et al, "FTMP-A Highly Reliable Fault-Tolerant Multiprocessor for Aircraft", Proceedings of the IEEE, vol. 66, No. 10, Oct. 1978, pp. 1221-1239.
J. Losq, "A Highly Efficient Redundancy Scheme: Self-Purging Redundancy," IEEE Transactions on Computers, vol. C-25, No. 6, Jun. 1976, pp. 569-578.
C. V. Ramamoorthy et al, "Reliability Analysis of Systems with Concurrent Error Detection," IEEE Transactions on Computers, vol. C-24, No. 9, Sep. 1975, pp. 868-878.
A. Bautista et al, "An Architectural Design for Simultaneous Microdiagnostic," Microprocessing and Microprogramming 9, No. 1 (Jan. 1982), pp. 27-37.
D. R. Harper et al, "Concurrent Memory Diagnostics," IBM Technical Disclosure Bulletin, vol. 14, No. 8, Jan. 1972, pp. 2366-2367.
S. R. Sternberg, "Industrial Computer Vision by Mathematical Morphology," Conf. Proc. 13th Intl. Symposium on Industrial Robots & Robots 7, Chicago, Ill., 1983, Apr. 17-21, pp. 17-24 to 17-35.
S. R. Sternberg, "Parallel Processing in Machine Vision," Proc. of the Robotic Intelligence and Productivity Conf., Detroit, MI, Nov. 1983, pp. 35-44.
S. R. Sternberg, "Parallel Architectures for Image Processing," Real-Time/Parallel Computing. Image Analysis Proc. of Part of the JA-US Seminar, Tokyo, JA, Nov. 1978, pp. 347-359.
S. R. Sternberg, "Architectures for Neighborhood Processing," IEEE Comp. Soc. Conf. on Pattern Recognition and Image Processing, Dallas, TX, Aug. 3-5, 1981, pp. 374-380.
Sternberg and Sternberg, "Industrial Inspection by Morphological Virtual Gauging," IEEE Computer Soc. Workshop on Computer Architecture for Pattern Analysis & Image Mangmt., 1983, pp. 237-247.
S. R. Sternberg, "Cellular Computers and Biomedical Image Processing," Publ. by Springer-Verlang, Berlin, West GER & New York, 1982, pp. 294-319.
Mudge et al, "Cellular Image Processing Techniques for VLSI Circuit Layout Validation and Routing," 19th Design Automation Conference, Jun. 1982, Paper 32.2, pp. 537-543.
Bourdreau Leo H.
Feig Philip J.
International Business Machines - Corporation
Mancuso Joseph
LandOfFree
Configurable parallel pipeline image processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configurable parallel pipeline image processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable parallel pipeline image processing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-177788