Configurable packet processor

Details Configurable packet processor Configurable packet processor

2003-06-20

2009-08-25

Wilson, Robert W (Department: 2419)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S394000

Reexamination Certificate

active

07580408

ABSTRACT:
A packet processing device has an on-board match engine memory. Actions to be taken on a packet can be looked up in the match engine memory using a key comprising a match engine index and a protocol field from the packet. The match engine index is obtained from either a relatively small on-board parser memory or a larger context memory. The parser memory contains match engine indices for sparse protocols. Performance approaching that of hard-wired packet processors can be obtained. New protocols or changes in protocols can be accommodated by writing new values into the match engine, parser and context memories. The packet processing device can be provided in a pipelined architecture.

REFERENCES:
patent: 4215402 (1980-07-01), Mitchell et al.
patent: 4985920 (1991-01-01), Seki
patent: 6289414 (2001-09-01), Feldmeier et al.
patent: 6775284 (2004-08-01), Calvignac et al.
patent: 6904057 (2005-06-01), Sarkinen et al.
patent: 7002965 (2006-02-01), Cheriton
patent: 2002/0163935 (2002-11-01), Paatela et al.
patent: 2004/0208122 (2004-10-01), McDysan
patent: 1 315 357 (2003-05-01), None

Affiliated with

Also associated with

Rating

Configurable packet processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Configurable packet processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable packet processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4130283