Configurable multiplexing circuit and method

Details Configurable multiplexing circuit and method Configurable multiplexing circuit and method

2002-02-26

2003-04-08

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Gating

Converging with plural inputs and single output

C327S415000

Reexamination Certificate

active

06545524

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates to signal processing, and more particularly to a multiplexing circuit for phase locked loop applications.
Phase locked loops are used for a variety of communication applications. Some phase locked loop circuits employ a multiplexer for configuring the loop to different modes of operation. Conventional multiplexing arrangements have limited options in configuring the loop for different applications. On the other hand, using multiple loops can cause power penalty, and may consume too much area in a semiconductor chip. Further, there may be performance degradation associated with using more than one loop, if not properly implemented.
These and other problems with conventional multiplexing arrangements therefore create a need for a high-performance, low-jitter configurable multiplexing circuit.


REFERENCES:
patent: 3098214 (1963-07-01), Windes et al.
patent: 4626803 (1986-12-01), Holm
patent: 6114896 (2000-09-01), Jung
patent: 6121817 (2000-09-01), Yang et al.

Affiliated with

Also associated with

Rating

Configurable multiplexing circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Configurable multiplexing circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable multiplexing circuit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3019223