Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1991-06-24
1993-08-31
Hudspeth, David R.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
3074651, 34082587, H03K 19177
Patent
active
RE0343633
ABSTRACT:
A configurable logic array comprises a plurality of configurable logic elements variably interconnected in response to control signals to perform a selected logic function. Each configurable logic element in the array is in itself capable of performing any one of a plurality of logic functions depending upon the control information placed in the configurable logic element. Each configurable logic element can have its function varied even after it is installed in a system by changing the control information placed in that element. Structure is provided for storing control information and providing access to the stored control information to allow each configurable logic element to be properly configured prior to the initiation of operation of the system of which the array is a part. Novel interconnection structures are provided to facilitate the configuring of each logic element.
REFERENCES:
patent: 3201574 (1965-08-01), Szekely
patent: 3400379 (1968-08-01), Harman
patent: 3431433 (1969-03-01), Ball et al.
patent: 3439185 (1969-04-01), Gibson
patent: 3446990 (1969-05-01), Goldberg
patent: 3483400 (1969-12-01), Washizuka et al.
patent: 3564514 (1971-02-01), Gunderson
patent: 3576984 (1971-05-01), Gregg, Jr.
patent: 3619583 (1971-11-01), Arnold
patent: 3667054 (1972-05-01), Nelson
patent: 3691401 (1972-09-01), Forlani et al.
patent: 3743948 (1973-07-01), Dahlin et al.
patent: 3750115 (1973-07-01), Mundy
patent: 3816725 (1974-06-01), Greer
patent: 3818252 (1974-06-01), Chiba et al.
patent: 3818452 (1974-06-01), Greer
patent: 3838296 (1974-09-01), McLeod
patent: 3849638 (1974-11-01), Greer
patent: 3936812 (1976-02-01), Cox et al.
patent: 3967251 (1976-06-01), Levine
patent: 3983543 (1976-09-01), Cordaro
patent: 3987287 (1976-10-01), Cox et al.
patent: 3990045 (1976-11-01), Beausoleil et al.
patent: 4020469 (1977-04-01), Manning
patent: 4032894 (1977-06-01), Williams
patent: 4068214 (1978-01-01), Patil
patent: 4084152 (1978-04-01), Long et al.
patent: 4091359 (1978-05-01), Rossler
patent: 4103182 (1978-07-01), Bradley
patent: 4107549 (1978-08-01), Moufah
patent: 4120043 (1978-10-01), Su
patent: 4123669 (1978-10-01), Devine et al.
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4125869 (1978-11-01), Gurmann
patent: 4154978 (1979-05-01), Tu
patent: 4157480 (1979-06-01), Edwards
patent: 4157589 (1979-06-01), Kapral et al.
patent: 4161662 (1979-07-01), Malcolm
patent: 4177452 (1979-12-01), Balasubramanian et al.
patent: 4195352 (1980-03-01), Tu et al.
patent: 4207556 (1980-06-01), Sugiyama et al.
patent: 4208728 (1980-06-01), Blahut et al.
patent: 4233667 (1980-11-01), Devine et al.
patent: 4237542 (1980-12-01), Cukier
patent: 4240094 (1980-12-01), Mader
patent: 4244032 (1981-01-01), Oliver
patent: 4245324 (1981-01-01), Machol et al.
patent: 4249246 (1981-02-01), Nanya et al.
patent: 4268908 (1981-05-01), Logue et al.
patent: 4281398 (1981-07-01), McKenny et al.
patent: 4284953 (1981-08-01), Hepworth et al.
patent: 4290121 (1981-09-01), Boone et al.
patent: 4292548 (1981-09-01), Suarez et al.
patent: 4293783 (1981-10-01), Patil
patent: 4295064 (1981-10-01), Schuster
patent: 4307379 (1981-12-01), Wyland et al.
patent: 4331893 (1982-05-01), Conners
patent: 4336601 (1982-06-01), Tanaka
patent: 4348736 (1982-09-01), Weinberger
patent: 4348737 (1982-09-01), Cukier et al.
patent: 4357678 (1982-11-01), Davis
patent: 4366393 (1982-12-01), Kasuya
patent: 4380811 (1983-04-01), Gotze et al.
patent: 4390970 (1983-06-01), Kay
patent: 4392198 (1983-07-01), Shimazaki
patent: 4395646 (1983-07-01), Cases et al.
patent: 4399516 (1983-08-01), Blahut et al.
patent: 4409499 (1983-10-01), Zapisek et al.
patent: 4409680 (1983-10-01), Schnathorst et al.
patent: 4414547 (1983-11-01), Knapp et al.
patent: 4415818 (1983-11-01), Ogawa et al.
patent: 4415973 (1983-11-01), Evans
patent: 4422072 (1987-12-01), Cavlan
patent: 4433331 (1984-02-01), Kollaritsch
patent: 4446382 (1984-05-01), Moore et al.
patent: 4453096 (1984-06-01), LeCan et al.
patent: 4458163 (1984-07-01), Wheeler et al.
patent: 4458297 (1984-07-01), Stopper et al.
patent: 4495629 (1985-01-01), Zasio et al.
patent: 4508977 (1985-04-01), Page et al.
patent: 4513307 (1985-04-01), Brown
patent: 4519050 (1985-05-01), Folmsbee
patent: 4541067 (1985-09-01), Whitaker
patent: 4541114 (1985-09-01), Rutenbar et al.
patent: 4551814 (1985-11-01), Moore et al.
patent: 4551815 (1985-11-01), Moore et al.
patent: 4558236 (1985-12-01), Burrows
patent: 4564773 (1986-01-01), Tanizawa et al.
patent: 4575794 (1986-03-01), Veneski et al.
patent: 4600846 (1986-07-01), Burrows
patent: 4622648 (1986-11-01), Whitaker
patent: 4642487 (1987-02-01), Carter
patent: 4670749 (1987-06-01), Freeman
patent: 4700187 (1987-10-01), Furtek
patent: 4706217 (1987-11-01), Shimizu et al.
patent: 4717912 (1988-01-01), Harvey et al.
patent: 4727268 (1988-02-01), Hori
patent: 4742252 (1988-05-01), Agrawal
patent: 4742383 (1988-05-01), Fitzgerald
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4774421 (1988-09-01), Hartmann et al.
Altera, EP600. "Erasable Programmable Logic Device", Rev. 1.0. Copyright 1984, 1985 Altera Corporation.
Altera, EP300 "Erasable Programmable Logic Device", Rev. 2.0, Undated.
Mead and Conway, "Introduction to VLSI Systems" copyright 1980 by Addison-Wesley Publishing Co., pp. 263-292.
R. D. Harrod and H. R. Moore, "Ungated Common I/O Buffer for Card Testing", IBM T.D.B., vol. 21, No. 6, Nov. 1978.
C. Mead and L. Conway, "Introduction to VLSI-Systems", Addison-Wesley Pub., Reading, U.S., Oct. 1980, pp. 150-158.
B. S. Raju et al., "Programmable Cellular Arrays", International Journal of Control, vol. 14, No. 6, Dec. 1971, pp. 1041-1061; London, G. B.
K. J. Dean et al., "Non-Arithmetical Cellular Arrays", Proceedings of the Institution of Electrical Engineers, vol. 119, No. 7, Jul. 1972, pp. 785-789.
Gamblin et al., "Thin Film Universal Logic Block", IBM T.D.B., vol. 9, No. 6, Nov. 1966, pp. 662-664.
Machart et al., "General Function Circuit", IBM T.D.B., vol. 15, No. 1, Jun. 1972, p. 11.
Greer, D. L., "An Associative Logic Matrix" IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, Oct. 1976.
Patil, S. S. and Welch, T. A., "A Programmable Logic Approach for VLSI", IEEE Transactions on Computers, vol. C-28, No. 9, Sep. 1979.
Wood, R. A., "A High Density Programmable Logic Array Chip", IEEE Transactions on Computers, vol. C-28, No. 9, Sep. 1979.
Wood, R. A., Hsieh, Yu-Nian, Price, C. A., and Wang, P. P., "An Electrically Alterable PLA for Fast Turnaround-Time VLSI Development Hardware", IEEE Journal of Solid-State Circuits, vol. SC-16, No. 5, Oct. 1981.
J. I Raffel, MIT Lincoln Laboratory, "On the Use of Nonvolatile Programmable Links for Restructurable VLSI", Proceedings of the Caltech Conference on VLSI, California Institute of Technology, Jan. 1979.
Lawrence Snyder, Department of Computer Sciences, Purdue University, "Overview of the CHiP Computer", Proceedings of the first International Conference on Very Large Scale Integration held at the University of Edinburgh 18-Aug. 1981.
Lawrence Snyder, Purdue University, "Introduction to the Configurable, Highly Parallel Computer", IEEE, Computer, vol. 15, No. 1, Jan. 1982, pp. 47-56.
Kye S. Hedlund and Lawrence Snyder, Department of Computer Sciences, Purdue University, "Wafer Scale Integration of Configurable, Highly Parallel (CHiP) Processors", IEEE Proceedings of the 1982 International Conference on Parallel Processing, Aug. 24-27, 1982.
X. Chen and S. L. Hurst, "A Comparison of Universal-Logic-Module Realizations and Their Application in the Synthesis of Combinatorial and Sequantial Logic Networks", IEEE Transactions on Computers, C-31 No. 2, Feb. 1982.
Alan C. Folmsbee, "PROM Cell Made With An EPROM Process", IEEE Conference on IEDM, 1983, pp. 574-576.
William Spaw, Alan C. Folmsbee, and George Canepa, "Nonvolatile Memories", IEEE Conference on ISSCC, Feb. 11, 1982.
Hudspeth David R.
Leeds Kenneth E.
MacPherson Alan H.
Xilinx , Inc.
Young Edel M.
LandOfFree
Configurable electrical circuit having configurable logic elemen does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configurable electrical circuit having configurable logic elemen, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable electrical circuit having configurable logic elemen will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2289877