Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Frequency or repetition rate conversion or control
Reexamination Certificate
2001-02-13
2002-05-14
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Frequency or repetition rate conversion or control
C327S147000, C327S172000, C327S178000, C326S041000, C331S016000
Reexamination Certificate
active
06388478
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to clock generators generally and, more particularly, to a clock generator configured to receive a series of configuration signals and generate a series of output signals bussed through programmable interconnections.
BACKGROUND OF THE INVENTION
Conventional approaches to frequency generation include constructing a clock generator that generates a fixed frequency signal. The frequency of the clock generator is determined by using a specific pattern during the manufacturing process involved in the wafer production of the clock generator. An important competitive advantage can be obtained by providing a clock generator that can be configured late in the manufacturing process, preferably after wafer fabrication. Phase-locked-loop (PLL) based clock generators typically use read only memory (ROM) tables to store frequency selection and configuration information. The frequency selection information can be altered by using a device specific mask during wafer fabrication. A disadvantage with this technique is that once the device has been fabricated, the device can no longer be re-configured. The functions of the device pins are also predefined based on the internal logic used to implement the functions.
Another conventional approach used to obtain late configuration for PLL-based clock generators is accomplished by implementing a number of electrically programmable fuses made of aluminum, polysilicon or some other type of metal that is appropriate for fuse fabrication. These fuses control gates and multiplexers providing limited configuration control. These fuses could then be programmed after production of the clock generator. The fuse technique provides somewhat of a competitive advantage by reducing the number of parts required to be stored in inventory at any given time. The late programming of the fuses also reduces the time necessary to produce the clock generator. However, this technique suffers from the disadvantage of having limited configuration information that can be stored. As a result, the implementation of clock generators that generate new frequencies or functions often requires the design and development of a new device. Some conventional approach devices can implement more than one frequency table on a single ROM, but are limited to the specific pre-defined frequencies available in the original ROM mask.
Another conventional approach that could be used to obtain late configuration of clock generators is accomplished by using floating gate storage (e.g., EPROM, EEPROM, Flash, etc.) which can be programmed by storing a charge on a floating transistor gate which forms an electrically programmable ROM to store frequency or configuration information. Also similar to the fuse technique would be the disadvantage of storing only a limited amount of configuration information.
SUMMARY OF THE INVENTION
The present invention concerns a circuit and method for implementing a configurable clock generator comprising a logic circuit, a configurable matrix and a phase-locked loop. The logic circuit may be configured to generate a plurality of control signals. The configurable matrix may comprise a plurality of interconnections that may be configured to (i) receive the plurality of control signals from the logic circuit and (ii) bus the control signals to the phase-locked loop. The plurality of control signals may control the operation of the phase-locked loop. In one example, the logic circuit may comprise a sea of gates logic array.
The objects, features and advantages of the present invention include providing a clock generator that may be configured during or after production of the device by providing a matrix of programmable interconnections that are programmed to provide the desired device function. The programmable interconnections may bus (i) the input/control signals presented to the clock generator that may control the functions of the clock generator and/or (ii) the output signals generated by the clock generator. By using the programmable interconnect matrix to configure the clock generator, a single device may be adapted to meet a much broader range of applications than the limited configurability provided by conventional approaches.
REFERENCES:
patent: 4689740 (1987-08-01), Moelands et al.
patent: 4816700 (1989-03-01), Imel
patent: 5036216 (1991-07-01), Hohmann et al.
patent: 5036230 (1991-07-01), Bazes
patent: 5136180 (1992-08-01), Caviasca et al.
patent: 5177771 (1993-01-01), Glassburn
patent: 5233314 (1993-08-01), McDermott et al.
patent: 5237699 (1993-08-01), Little et al.
patent: 5256994 (1993-10-01), Langendorf
patent: 5295079 (1994-03-01), Wong et al.
patent: 5307381 (1994-04-01), Ahuja
patent: 5336939 (1994-08-01), Eitrheim et al.
patent: 5357204 (1994-10-01), Knoll
patent: 5359232 (1994-10-01), Eitrheim et al.
patent: 5369311 (1994-11-01), Wang et al.
patent: 5371772 (1994-12-01), Al-Khairi
patent: 5389826 (1995-02-01), Sonobe
patent: 5398262 (1995-03-01), Ahuja
patent: 5412349 (1995-05-01), Young et al.
patent: 5444405 (1995-08-01), Truong et al.
patent: 5446867 (1995-08-01), Young et al.
patent: 5481697 (1996-01-01), Mathews et al.
patent: 5497126 (1996-03-01), Kosiec et al.
patent: 5523705 (1996-06-01), Steele
patent: 5532636 (1996-07-01), Mar et al.
patent: 5535377 (1996-07-01), Parks
patent: 5537068 (1996-07-01), Konno
patent: 5537582 (1996-07-01), Draeger
patent: 5546563 (1996-08-01), Chuang
patent: 5550499 (1996-08-01), Eitrheim
patent: 5555025 (1996-09-01), McArthur
patent: 5559502 (1996-09-01), Schutte
patent: 5563553 (1996-10-01), Jackson
patent: 5630148 (1997-05-01), Norris
patent: 5638016 (1997-06-01), Eitrheim
patent: 5638542 (1997-06-01), Nikjou
patent: 5684418 (1997-11-01), Yanagiuchi
patent: 5684434 (1997-11-01), Mann et al.
patent: 5687202 (1997-11-01), Eitrheim
patent: 5689196 (1997-11-01), Schutte
patent: 5696949 (1997-12-01), Young
patent: 5706484 (1998-01-01), Mozdzen et al.
patent: 5719510 (1998-02-01), Weidner
patent: 5818254 (1998-10-01), Agrawal et al.
patent: WO 96/17305 (1996-06-01), None
patent: WO 98/34376 (1998-08-01), None
patent: WO 99 09712 (1999-02-01), None
“Everything You Need to Know About CY7B991/CY7B992 (RoboClock) But Were Afraid to Ask”, Cypress Semiconductor Corp., Jun. 1996, pp. 6-1 to 6-40.
“Innovative Designs with the CY7B991/2/10/20 (RoboClock) Programmable Skew Clock Buffer”, Cypress Semiconductor Corp., Jun. 1996, pp. 7-74 to 7-80.
“Innovative RoboClock Application”, Cypress Semiconductor Corp., Jun. 1996, pp. 6-41 to 6-52.
“Generation of Synchronized Processor Clocks Using the CY7B991 or CY7B992”, Cypress Semiconductor Corp., Jun. 1996, pp. 7-81 to 7-85.
“CY7B991 and CY7B992 (RoboClock) Test Mode”, Cypress Semiconductor Corp., Jun. 1996, pp. 6-77 to 6-80.
“Programmable Skew Clock Buffer (PSCB)”, CY7B991/CY7B992, Cypress Semiconductor Corp., 1995, pp. 1 to 13.
Cypress Semiconductor Corp.
Englund Terry L.
Maiorana P.C. Christopher P.
Wells Kenneth B.
LandOfFree
Configurable clock generator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configurable clock generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable clock generator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2895594