Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices
Reexamination Certificate
1999-04-05
2001-07-10
Gandhi, Jayprakash N. (Department: 2841)
Electricity: electrical systems and devices
Housing or mounting assemblies with diverse electrical...
For electronic systems and devices
C361S779000, C174S250000, C174S260000, C257S778000, C257S786000, C228S180220, C029S840000, C438S108000
Reexamination Certificate
active
06259608
ABSTRACT:
TECHNICAL FIELD
The present invention generally relates to surface mount (SM) circuit devices that are attached to conductor patterns with solder connections formed by reflow soldering methods. More particularly, this invention relates to a method for promoting the stand-off height of surface mount circuit devices on laminate circuit boards by controlling the height of their solder connections without the conventional use of a solder mask as a solder stop.
BACKGROUND OF THE INVENTION
A flip chip is generally a monolithic surface mount (SM) semiconductor device, such as an integrated circuit, having bead-like terminals formed on one of its surfaces. The terminals, typically in the form of solder bumps, serve to both secure the chip to a circuit board and electrically interconnect the flip chip circuitry to a conductor pattern formed on the circuit board, which may be a ceramic substrate, printed wiring board, flexible circuit, or a silicon substrate. Due to the numerous functions typically performed by the microcircuitry of a flip chip, a relatively large number of solder bumps is required. The solder bumps are typically located at the perimeter of the flip chip on electrically conductive pads that are electrically interconnected with the circuitry on the flip chip. The size of a typical flip chip is generally on the order of a few millimeters per side, resulting in the solder bumps being crowded along the perimeter of the flip chip.
Because of the narrow spacing between adjacent solder bumps and conductors, soldering a flip chip to its conductor pattern requires a significant degree of precision. Widely employed for this purpose are reflow soldering techniques, which typically entail precisely depositing a controlled quantity of solder on a flip chip using methods such as electrodeposition, and then heating the solder above its liquidus temperature to form the characteristic solder bumps on the surface of the chip. After cooling to solidify the solder bumps, the chip is soldered to the conductor pattern by registering the solder bumps with their respective conductors and then reheating, or reflowing, the solder so as to metallurgically adhere, and thereby electrically interconnect, each solder bump with its corresponding conductor, forming what will be referred to herein as a solder connection.
Placement of the chip and reflow of the solder must be precisely controlled not only to coincide with the spacing of the terminals and the size of the conductors, but also to control the height of the solder connections after soldering. As known in the art, controlling the height of solder connections after reflow is often necessary to prevent the surface tension of the molten solder from drawing the flip chip excessively close to the substrate during the reflow operation. Sufficient spacing between the chip and its substrate, termed the stand-off height, is desirable for allowing penetration of cleaning solutions for removing undesirable processing residues, promoting the penetration of mechanical bonding and encapsulation (underfill) materials between the chip and its substrate, and enabling stress relief of the solder connections during thermal cycles. Solder bump position and height are generally controlled by the amount of solder deposited on the flip chip to form the solder bump and by the use of solder stops that limit the surface area over which the solder bump is allowed to reflow. Solder stops are typically formed by a solder mask on laminate substrates and printed dielectric on ceramic substrates. For laminate circuit boards, the solder mask is applied over the conductor pattern and an opening is formed in the mask to expose a limited portion of each conductor, which then serves as a bond pad for the solder bumps.
While solder stops are widely used in the art, trends in the industry have complicated their ability to yield solder connections that provide an adequate flip chip stand-off height. As flip chips become more complex, the number of bumps that must be accommodated along the chip perimeter has increased. In turn, the conductors to which the bumps are registered and soldered have become more closely spaced and narrower, e.g., a pitch of about 0.010 inch (about 250 micrometers) or less and line widths of about 0.004 inch (about 100 micrometers), yielding a line spacing of about 0.006 inch (about 150 micrometers) or less. Fine solder bump and conductor pitches complicate the design and fabrication of solder stops, particularly on laminate substrates with the result that pitches of less than 0.010 inch have not been widely used. Solder connections having adequate stand-off height have also become more difficult to consistently produce, which increases the difficulty of removing residues from between the chip and substrate, underfilling the chip with bonding and encapsulation materials, and promoting stress relief in the solder connections during thermal cycling. This difficulty is particularly evident on laminate circuit boards, because the requirement for a solder mask as a solder stop requires that a portion of the mask remains beneath the chip, which reduces the stand-off height of the chip by the thickness of the mask. For example, on a fine pitch pattern of 0.010 inch, the height of each solder connection may be about 0.0036 inch (about 90 micrometers), but the stand-off height is only about 0.003 inch (about 75 micrometers) for a typical solder mask thickness of about 0.0006 inch (about 15 micrometers).
Accordingly, it would be desirable if a method were available that was able to increase the stand-off heights of flip chips and other surface mount devices, and particularly those devices requiring a fine pitch solder bump pattern.
SUMMARY OF THE INVENTION
The present invention provides a method for controlling the height, shape and placement of solder connections of a surface mount circuit device, such as a flip chip, by way of controlling the extent to which solder is able to flow on a conductor during reflow, but without the conventional use of a solder mask in a manner that results in a portion of the mask remaining beneath the device. As a result, solder connections formed by the method of this invention are able to achieve a greater stand-off height for the device, which promotes the penetration of cleaning solutions, mechanical bonding and encapsulation materials between the chip and its substrate, and enables stress relief during thermal cycles. Because bonding and encapsulation materials typically adhere better to circuit board materials than solder mask materials, another advantage of the invention is that underfill materials are able to bond directly to a circuit board rather than the mask.
According to this invention, the above is achieved by forming on a circuit board a conductor pattern defined by a number of conductors, with each of the conductors defining a bond pad and a reduced-width portion adjacent the bond pad. The width of each reduced-width portion is sufficiently narrower than the width of its adjacent bond pad to impede the flow of molten solder onto the reduced-width portion from a solder bump registered with the bond pad. As a result, when reflow soldering a circuit device to the circuit board, molten solder substantially remains on the bond pads and, for a given solder bump size, the bond pads determine the shape and height of the resulting solder connections. In this manner, the reduced-width portion of each conductor serves as a solder stop, because each reduced-width portion limits the flow of molten solder on the conductor.
In view of the above, a significant advantage of this invention is the elimination of the prior art requirement for conventional solder stops to limit the flow of solder on the conductors. On laminate circuit boards, the elimination of a solder stop eliminates the need for a solder mask that would otherwise lie between the circuit device and board and, as a result, would reduce the stand-off height of the device by the thickness of the mask. Accordingly, the stand-off height of a surface mount surface device on a la
Berardinelli Carl Frederick
Otto Thomas M.
Reeder Galen J.
Delphi Technologies Inc.
Funke Jimmy L.
Gandhi Jayprakash N.
Vigushin John B.
LandOfFree
Conductor pattern for surface mount devices and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conductor pattern for surface mount devices and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conductor pattern for surface mount devices and method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2527828