Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Including adhesive bonding step
Reexamination Certificate
2007-10-30
2007-10-30
Fahmy, Wael (Department: 2822)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Including adhesive bonding step
C438S108000, C438S611000, C438S613000, C156S291000, C029S832000, C029S836000
Reexamination Certificate
active
11048767
ABSTRACT:
An improved method of forming an electrode pattern on a substrate is described. The substrate is coated with a first conductive film and subjected to baking. On the first conductive film is then overlied a second conductive film which mends possible fissures of the first conductive film which, besides, would produce open circuits in the pattern.
REFERENCES:
patent: 3079282 (1963-02-01), Haller et al.
patent: 3621564 (1971-11-01), Tanaka et al.
patent: 3822467 (1974-07-01), Symersky
patent: 3892635 (1975-07-01), Mallico
patent: 3928658 (1975-12-01), Van Boxtel et al.
patent: 3983284 (1976-09-01), Croset
patent: 4105816 (1978-08-01), Hori
patent: 4113578 (1978-09-01), Del Monte
patent: 4113981 (1978-09-01), Fujita et al.
patent: 4145120 (1979-03-01), Kubota
patent: 4201801 (1980-05-01), Hori
patent: 4327124 (1982-04-01), DesMarais, Jr.
patent: 4385976 (1983-05-01), Schuster-Wolden et al.
patent: 4403398 (1983-09-01), Laurie et al.
patent: 4427715 (1984-01-01), Harris
patent: 4462883 (1984-07-01), Hart
patent: 4510179 (1985-04-01), Honjo et al.
patent: 4667401 (1987-05-01), Clements et al.
patent: 4680226 (1987-07-01), Takeda
patent: 4693770 (1987-09-01), Hatada
patent: 4756756 (1988-07-01), Cassat
patent: 4784972 (1988-11-01), Hatada
patent: 5138145 (1992-08-01), Nakamura et al.
patent: 6040056 (2000-03-01), Anzaki et al.
patent: 0 154 443 (1985-09-01), None
patent: 2 182 209 (1973-04-01), None
patent: 2 525 209 (1983-10-01), None
patent: 2 032 127 (1980-04-01), None
patent: 2 064 233 (1981-06-01), None
patent: 2 160 693 (1985-12-01), None
patent: 51-102466 (1976-09-01), None
patent: 53-092465 (1978-08-01), None
patent: 58-009124 (1983-01-01), None
patent: 58-148434 (1983-09-01), None
patent: 60-092648 (1985-05-01), None
patent: 60-107845 (1985-06-01), None
patent: 60-108822 (1985-06-01), None
patent: 60-180151 (1985-09-01), None
patent: 61-256657 (1986-11-01), None
IBM Technical Disclosure Bulletin, Feb. 1966, vol. 8, No. 9.
Mitchell et al., “Processing Techniques for Fabricating Thick Film Copper/Dielectric Multilayer Structures,” pp. 1-10, May 14-16, 1979, IEEE 29thElectronic Components Conference.
Fahmy Wael
Perkins Pamela E
Robinson Eric J.
Robinson Intellectual Property Law Office P.C.
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Conductive pattern producing method and its applications does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conductive pattern producing method and its applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conductive pattern producing method and its applications will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3900249