Electrical computers and digital processing systems: processing – Byte-word rearranging – bit-field insertion or extraction,...
Patent
1996-06-06
1999-11-23
Maung, Zarni
Electrical computers and digital processing systems: processing
Byte-word rearranging, bit-field insertion or extraction,...
712200, 712210, 712236, 712245, G06F 700, G06F 738
Patent
active
059918748
ABSTRACT:
An apparatus for use in a computer system comprises a first storage area and a circuit, coupled to the first storage area, configured to perform a comparison of a data element A with a data element B. In response to a single instruction, the circuit performs the comparison and outputs a condition field of at least one bits when the comparison of A and B is TRUE, or else the circuit outputs the ones-complement of the condition field when the comparison of A and B is FALSE. The circuit may be used in conjunction with a sequence of instructions to select bits from a first data element and bits from a second data element using the one or more condition field bits.
REFERENCES:
patent: 4949238 (1990-08-01), Kamiya
patent: 5125092 (1992-06-01), Prener
patent: 5210833 (1993-05-01), Kaneko
patent: 5237666 (1993-08-01), Suzuki et al.
patent: 5519649 (1996-05-01), Takahashi
patent: 5619715 (1997-04-01), Dinkjian et al.
patent: 5634119 (1997-05-01), Emma et al.
patent: 5717952 (1998-02-01), Christiansen et al.
patent: 5761470 (1998-06-01), Yoshida
Alpert Donald
Mills Jack D.
Barot Bharat
Intel Corporation
Maung Zarni
LandOfFree
Conditional move using a compare instruction generating a condit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conditional move using a compare instruction generating a condit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conditional move using a compare instruction generating a condit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1235334