Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Patent
1996-10-31
1998-11-03
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
327208, H03K 3037
Patent
active
058314628
ABSTRACT:
A conditional latch circuit is provided wherein a first transmission gate is electrically coupled in series with a second transmission gate between an input node and an output node. The latch circuit is controlled by a conditional clock signal wherein a delay element is employed to cause both transmission gates to be simultaneously enabled upon an edge of the conditional clock signal. The length of time during which both transmission gates are enabled is determined by an electrical delay associated with the delay element. When both transmission gates are enabled, the input node is electrically coupled to the output node. A keeper circuit at the output of the second transmission gate retains a logical value at the output of the latch after the input node is decoupled from the output line by disabling the first transmission gate. An edge of the conditional clock signal which causes a new input value to be latched within the latch circuit is driven by a logic gate which receives a clock signal at a first input, a condition signal at a second input, and an inhibit signal at a third input. The inhibit signal is provided from an inhibit signal generator and is provided to prevent the false-firing of the latch if the condition signal is asserted while the clock signal is active.
REFERENCES:
patent: 3812384 (1974-05-01), Skorup
patent: 4339808 (1982-07-01), North
patent: 4495629 (1985-01-01), Zasio et al.
patent: 4682282 (1987-07-01), Beasley
patent: 4831286 (1989-05-01), Garcia et al.
patent: 4933575 (1990-06-01), Aso
patent: 4972313 (1990-11-01), Getson, Jr. et al.
patent: 4974148 (1990-11-01), Matteson
patent: 5015875 (1991-05-01), Giles et al.
patent: 5105100 (1992-04-01), Yamada
patent: 5124572 (1992-06-01), Mason et al.
patent: 5227674 (1993-07-01), Takahashi et al.
patent: 5239206 (1993-08-01), Yanai
patent: 5280203 (1994-01-01), Hung et al.
patent: 5317205 (1994-05-01), Sato
patent: 5357144 (1994-10-01), Tanaka
patent: 5392033 (1995-02-01), Oman et al.
patent: 5459421 (1995-10-01), Shaw
patent: 5463624 (1995-10-01), Hogg et al.
patent: 5533205 (1996-07-01), Blackledge, Jr. et al.
patent: 5572686 (1996-11-01), Nunziata et al.
patent: 5574867 (1996-11-01), Khaira
International Search Report for International Application No. PCT/US96/00676 dated Jun. 25, 1996, 7 pages.
International Search Report for International Application No. PCT/US96/02543 dated Jul. 25, 1996, 6 pages.
G.A. Maley and D.W. Westcott, "IBM Technical Disclosure Bulletin," vol. 25 No. 9, Feb. 1983, 2 pages.
Frank Gonzalez, Design Ideas, "Spare inverters form a transparent D latch," 2119 EDN-Electrical Design News, Apr. 28, 1988, No. 9, 1 page.
Robert R. Puckett, "Standard Schottky TTL ICs emulate MOS logic designs," vol. 31, Mar. 1983, No. 6, 5 pages.
Pflum Marty L.
Witt David B.
Advanced Micro Devices , Inc.
Callahan Timothy P.
Kivlin B. Noel
Shin Eunja
LandOfFree
Conditional latching mechanism and pipelined microprocessor empl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conditional latching mechanism and pipelined microprocessor empl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conditional latching mechanism and pipelined microprocessor empl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-693596