Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2005-05-06
2008-10-21
Tsai, Henry (Department: 2184)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S012000, C712S022000, C712S208000, C712S215000
Reexamination Certificate
active
07441098
ABSTRACT:
A method of executing instructions in a computer system on operands containing a plurality of packed objects in respective lanes of the operand is described. Each instruction defines an operation and contains a condition setting indicator settable independently of the operation. The status of the condition setting indicator determines whether or not multibit condition codes are set. When they are to be set, they are set depending on the results for carrying out the operation for each lane.
REFERENCES:
patent: 4907192 (1990-03-01), Kaneko
patent: 5072364 (1991-12-01), Jardine et al.
patent: 5471593 (1995-11-01), Branigin
patent: 5793661 (1998-08-01), Dulong et al.
patent: 5996069 (1999-11-01), Yasoshima et al.
patent: 6237079 (2001-05-01), Stoney
patent: 6530012 (2003-03-01), Wilson
The 8086 Bok, RUssel Rector, ISBN 0-931988-29-2.
Alpha Architecture Handbook, Oct. 1998.
http://www.alphalinux.org/archives/axp-list/October1999/0367.html, Oct. 1999, pp. 1-20.
Broadcom Corporation
Sterne Kessler Goldstein & Fox p.l.l.c.
Tsai Henry
Tseng Cheng-Yuan
LandOfFree
Conditional execution of instructions in a computer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conditional execution of instructions in a computer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conditional execution of instructions in a computer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4002087