Conditional clock buffer circuit

Details Conditional clock buffer circuit Conditional clock buffer circuit

2001-09-24

2002-06-25

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S108000

Reexamination Certificate

active

06411152

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to electronic circuits, and more particularly, to clock buffer circuits.
2. Description of the Related Art
As electronic circuits increase in density, particularly integrated circuits, power consumption has also increased. In order to minimize power consumption, power management circuitry may be used. Power management circuitry may be used to selectively and/or temporarily remove power to a certain part of an electronic circuit during times while that part is inactive. Alternatively or in addition, conditional clocking schemes may be used.
Conditional clocking may be used to conditionally generate a clock signal to a functional circuit dependent on whether or not the functional circuit is active. If the circuit is active, the clock signal is generated (e.g. rising and falling edges are generated providing a high phase and a low phase of the clock signal). If the circuit is inactive, the clock signal may be inhibited (e.g. held in a constant state instead of toggling high and low). Inhibiting the clock signal during idle times for the functional circuit may result in power savings since the state of the circuit is held steady and thus the circuit may experience minimal switching activity. Typically, the condition input to the conditional clock circuitry (which determines whether the clock signal is generated or inhibited) has a relatively high setup time with regard to an input clock edge, to ensure glitch free operation of the conditional clock signal.
SUMMARY OF THE INVENTION
A conditional clock buffer circuit is disclosed. In one embodiment, a conditional clock buffer circuit includes a precharge circuit configured to precharge a first node and a second node, a first transistor and a second transistor coupled to the precharge circuit via the first node and the second node, respectively, and a third transistor coupled to the first transistor and the second transistor. The first transistor may be activated responsive to a condition external to the clock buffer circuit. When the first transistor is activated, an output clock signal driven by the clock buffer circuit may be inhibited.
In one embodiment, the clock buffer circuit may be configured to drive a clock signal to functional logic. Power management for the functional logic may be controlled by conditional clocking from the clock buffer circuit. The clock buffer circuit may include a condition input. When a certain condition is asserted on the condition input, the clock buffer circuit may prevent transitions of the output clock signal. This may result in reduced power consumption by the functional logic receiving the output clock signal. When the condition which caused the circuit to inhibit the output clock signal is removed, the clock buffer circuit may once again begin driving the output clock signal to the functional logic.
Thus, in various embodiments, the conditional clock buffer circuit may be used to provide conditional clocking to various logic circuits. The conditional clock buffer circuit may be used in providing fine-grain power management functions to a chip.


REFERENCES:
patent: 4061933 (1977-12-01), Schroeder et al.
patent: 5831462 (1998-11-01), Witt et al.
patent: 6223282 (2001-04-01), Kang
SiByte, “Target Applications,” http://sibyte.com/mercurian/applications.htm, Jan. 15, 2001, 2 pages.
SiByte, “SiByte Technology,” http://sibyte.com/mercurian/technology.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,” http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct. 2000, rev. 0.1, 1 page.
SiByte, “Fact Sheet,” SB-1250, Oct. 2000, rev. 0.2, 10 pages.
Stepanian, SiByte, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun. 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
Tom R. Halfhill, “SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance,” Microdesign Resources, Jun. 2000, Microprocessor Report, 4 pages.
SiByte, Letter from Anu Sundaresan, May 18, 2000, 1 page.
Santhanam, et al., Presentation for: “A 1GHZ Power Efficient Single Chip Multiprocessor System For Broadband Networking Applications,” Broadcom Corporation, Jun. 14, 2001, 19 pages.
Santanam, et al. “A 1GHZ Power Efficient Single Chip Mulitprocessor System For Broadband Networking Applications,” Broadcom Coporation, Jun. 14, 2001, 4 pages.

Affiliated with

Also associated with

Rating

Conditional clock buffer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Conditional clock buffer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conditional clock buffer circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2940786