Concurrent programming of non-volatile memory

Static information storage and retrieval – Floating gate – Particular biasing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185170, C365S185280

Reexamination Certificate

active

10868147

ABSTRACT:
One embodiment of the present invention includes applying a first value to a bit line, boosting word lines associated with the bit line and a common selection line to create a first condition based on the first value, and cutting off a boundary non-volatile storage element associated with the common selection line to maintain the first condition for a particular non-volatile storage element associated with the bit line and common selection line. A second value is applied to the bit line and at least a subset of the word lines are boosted to create a second condition for a different non-volatile storage element associated with the bit line and common selection line. The second condition is based on the second value. The first condition and the second condition overlap in time. Both non-volatile storage elements are programmed concurrently, based on their associated conditions.

REFERENCES:
patent: 5712815 (1998-01-01), Bill et al.
patent: 5841696 (1998-11-01), Chen et al.
patent: 5847998 (1998-12-01), Van Buskirk
patent: 5894437 (1999-04-01), Pellegrini
patent: 5978267 (1999-11-01), Chen et al.
patent: 6091633 (2000-07-01), Cernea et al.
patent: 6107659 (2000-08-01), Onakado et al.
patent: 6141253 (2000-10-01), Lin
patent: 6282117 (2001-08-01), Tanaka
patent: 6307785 (2001-10-01), Takeuchi
patent: 6525964 (2003-02-01), Tanaka et al.
patent: 6529409 (2003-03-01), Nguyen et al.
patent: 6529410 (2003-03-01), Han et al.
patent: 6813187 (2004-11-01), Lee
patent: 6845039 (2005-01-01), Chen et al.
patent: 6859397 (2005-02-01), Lutze et al.
patent: 7177196 (2007-02-01), Takeuchi et al.
patent: 7177197 (2007-02-01), Cernea
patent: 2002/0071312 (2002-06-01), Tanaka
patent: 2004/0032788 (2004-02-01), Sakui
patent: 2005/0015539 (2005-01-01), Horii et al.
patent: WO 9808225 (1998-02-01), None
Notice of Allowance dated Jun. 26, 2007, U.S. Appl. No. 11/207,260, filed Aug. 18, 2005.
Notice of Allowance and Fees Due, dated Aug. 2, 2007, U.S. Appl. No. 11/392,901, filed Mar. 29, 2006.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Concurrent programming of non-volatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Concurrent programming of non-volatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Concurrent programming of non-volatile memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3895934

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.