Concurrent in-system programming of programmable devices

Details Concurrent in-system programming of programmable devices Concurrent in-system programming of programmable devices

2006-10-24

2006-10-24

Zhen, Wei (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S127000, C717S131000, C712S037000

Reexamination Certificate

active

07127708

ABSTRACT:
A method for programming of a plurality of programmable devices arranged in a JTAG boundary scan chain takes advantage of knowledge of a target system. The method speeds device programming and reduces system memory requirements. Raw data is extracted from high-level files. The raw data is stored in the target system. JTAG boundary scan chain information is coded into device programming software. Alternatively, the JTAG chain information is stored as data in the target system. The device programming software treats JTAG I/O registers of the programmable devices as concatenated shift registers. Data packets are assembled that include, for example, a byte of programming information, for each of the devices. The packets are shifted through into the JTAG chain. Bytes of the packet are aligned with, and loaded into, respective devices. Optionally, the validity of data loaded is checked by comparing it to the stored raw data. Invalid data is reprogrammed.

REFERENCES:
patent: 6134707 (2000-10-01), Herrmann et al.
patent: 6219785 (2001-04-01), Smith
patent: 6259271 (2001-07-01), Couts-Martin et al.
patent: 6314550 (2001-11-01), Wang et al.
patent: 6668237 (2003-12-01), Guccione et al.
patent: 2001/0056558 (2001-12-01), Couts-Martin et al.
patent: 2003/0014206 (2003-01-01), Gorodetsky et al.
patent: 2003/0033374 (2003-02-01), Horn et al.
patent: 2003/0078752 (2003-04-01), Allamsetty
patent: 2003/0101022 (2003-05-01), Shah et al.
patent: 2003/0132964 (2003-07-01), Santori et al.
patent: 2003/0140291 (2003-07-01), Brown et al.
Brunham et al., Run-Time Reconfiguration: TOwards Reducing the Density Requirements of FPGAs, Electrical and Computer Engineering, Canadian Conference on, May 13-16, 2001, vol. 2, pp. 1259-1264.
Chiakang et al., A silicon efficient FLEX 6000 programmable logic architecture, Proceedings of the IEEE, May 11-14, 1998, pp. 273-276.
Reese et al., A 6.9 ns, 560 macrocell, in system programmable, CMOS PLD with 3.3-5 volt I/O capability, Proceedings of the IEEE, May 11-14, 1998, pp. 265-268.
Brian Rooks, The man-machine interface get friendlier at Manufacturing Week, Proquest.com, 1998. vol. 25, Iss. 2; p. 112.
Thomke, Managing experimentation in the design of new products, proquest.com, Jun. 1998. vol. 44, Iss. 6; p. 743, 20 pgs.
Stewart et al., Semiconductor Component Testing, proquest.com, Feb. 1988. vol. 27, Iss. 2; p. 36.

Affiliated with

Also associated with

Rating

Concurrent in-system programming of programmable devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Concurrent in-system programming of programmable devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Concurrent in-system programming of programmable devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3717749