Boots – shoes – and leggings
Patent
1986-04-01
1989-03-21
Zache, Raulfe B.
Boots, shoes, and leggings
G06F 300, G06F 1300, G06F 1320, G06F 1338
Patent
active
048149802
ABSTRACT:
A network of microprocessors, or nodes, are interconnected in an n-dimensional cube having bidirectional communication links along the edges of the n-dimensional cube. Each node's processor network includes an I/O subprocessor dedicated to controlling communication of message packets along a bidirectional communication link with each end thereof terminating at an I/O controlled transceiver. Transmit data lines are directly connected from a local FIFO through each node's communication link transceiver. Status and control signals from the neighboring nodes are delivered over supervisory lines to inform the local node that the neighbor node's FIFO is empty and the bidirectional link between the two nodes is idle for data communication. A clocking line between neighbors, clocks a message into an empty FIFO at a neighbor's node and vica versa. Either neighbor may acquire control over the bidirectional communication link at any time, and thus each node has circuitry for checking whether or not the communication link is busy or idle, and whether or not the receive FIFO is empty. Likewise, each node can empty its own FIFO and in turn deliver a status signal to a neighboring node indicating that the local FIFO is empty. The system includes features of automatic message rerouting, block message transfer and automatic parity checking and generation.
REFERENCES:
patent: 3970993 (1976-07-01), Finnila
patent: 3979728 (1976-09-01), Reddaway
patent: 4229790 (1981-10-01), Gilliland et al.
patent: 4247892 (1981-01-01), Lawrence
patent: 4270170 (1981-05-01), Reddaway
patent: 4380046 (1983-04-01), Fung
patent: 4412285 (1983-10-01), Neches et al.
patent: 4514807 (1985-04-01), Nogi
patent: 4523273 (1985-06-01), Adams, III et al.
patent: 4569041 (1986-02-01), Takeuchi et al.
patent: 4598400 (1986-07-01), Hillis
patent: 4621339 (1986-11-01), Wagner et al.
Preparata et al. "The Cube-Connected Cycles: A Versatile Network for Parallel Computations" Communications of the ACM, vol. 24, No. 5 (May 1981), pp. 300-309.
Hayes et al. "A Microprocessor-Based Hypercube Supercomputer", 1986 IEEE, pp. 6-17.
Feng T. "A Survey of Interconnection Networks", 1981 IEEE, pp. 5-20.
Pease, M. "The Indirect Binary N-Cube Microprocessor Array" IEEE Transactions on Computers, vol. C-26, No. 5, (May 1977), pp. 456-473.
Lieberman Don
Peterson John C.
Pniel Moshe
Tuazon Jesus O.
California Institute of Technology
Harrell Robert B.
Zache Raulfe B.
LandOfFree
Concurrent hypercube system with improved message passing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Concurrent hypercube system with improved message passing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Concurrent hypercube system with improved message passing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-482951